

300P-N-C Series CMOS Power Switch SMT, High Speed, High Voltage

ACTUAL SIZES



PRODUCT FLYER August 2015

General Description

The 300PNC Series Complementary MOSFET Switches offers ease of integration to the GaN amplifier. They have clocked speeds of << 200nsec for Rise and Fall Times. With board space at a premium, its compact footprint allows direct placement on or near the RF Choke to the supply line. The current capacity of the switches are up to 40A average CW with good heat sinking, and are safe with momentary peak surges of current reaching >3X the average. The SMT switch is ideally driven by the 100 or 200 Series Controllers with direct connection to its GATE input port.

Features

- Rated for 100V
- Ultra-low Rds ON
- Operation up to 175°C, with derated voltage and current.
- Great for High-Speed Pulsed systems.
- Total switching times of <500 nsec when used together with 100 or 200 Series Controllers.
- Complementary P & N-channel MOS achieve Rise & Fall Times of <<200ns.

FLEX-100 OR 200 SERIES CONTROLLER

- Available in tape & reel.
- RoHS* Compliant

DFB DRV VDS Typical Connection Diagram \prod [2.54] .09 362P, 362N [2.24] [2.54] .00 PITCH .06 [13.72] [1.40]05 [1.27].38 .08 [9.55] .35 [2.05] [8.89] .06 .05 [1.40] [13.39] - 0 🗆 🗆 [9.17] .05 [1.27] 1.05 [18.35] [17,15] [26.77] [5.33] [3.30]

Specification Snapshot

Parameter	Min	Max		
Source Voltage	+28 V	+80 V		
Gate Voltage	0 V	+20 V		
Drain Voltage	+28 V	+80 V		
Rds ON (14 A Switch)		0.22 Ω		
Rds ON (40 A Switch)		0.07 Ω		
Turn-ON Propagation Delay		100 ns		
Turn-ON Rise Time		70 ns		
Turn-OFF Propagation Delay Complementary Pair Only		150 ns		
Turn-OFF Fall Time		100 ns		
Period for Pulsed Signals		5 ms		
Soldering Temp (10 sec)		+260°C		
Operating Temperature	-40°C	+85°C		
Storage Temperature	-65°C	+150°C		

Propagation Delay is measured from 90% of Drive Signal from Controller to 10% of Drain Voltage Output with load of 1K Ω . Faster speeds occur with decreased load resistance. Rise/Fall Times are measured at 10% and 90% of signal. Both measurements are summed for total time

Ordering Information

332P0000	14 AMP PULSED SWITCH
332N0000	COMPLEMENTS 332P ONLY
335CT000	14 AMP PULSED SWITCH, POWER CMOS, TTL DRIVE
362P0000	40 AMP PULSED SWITCH.
362N0000	COMPLEMENTS 362P ONLY
365CT000	40 AMP PULSED SWITCH, POWER CMOS, TTL DRIVE
392P0000	12 AMP PULSED mini SWITCH
395CT000	12 AMP PULSED mini SWITCH POWER CMOS, TTL DRIVE

P = P-CHANNEL MOSFET. STAND ALONE

N = N-CHANNEL MOSFET. NON STAND ALONE

C = COMPLEMENTARY P & N MOSFET

T = TTL INPUT DRIVE ONLY!

XSYSTOR INC.


18000 STUDEBAKER RD SUITE 700 MS 723 CERRITOS CA 90703

TEL: 888-968-7755 FAX: 888-968-7755 EMAIL: SALES@XSYSTOR.COM





Outline & Land Pattern 40A



Switch I/O Pin Descriptions

<u>GA</u> is a gate input that receive signals from OTL or DRV outputs of Controller. Care should be taken from these respective TTL or Open Drain signals to prevent damage.

 $\underline{\textbf{GI}}$ is a gate input connected to DRV of Controller. These ports are interconnected for P & N-Chan Pairs. For a Single Switch module $\underline{\textbf{GI}}$ is tied to $\underline{\textbf{GC}}$.

 \underline{GC} is interconnected to like ports for P & N-Chan Pairs. It is only tied to \underline{GI} for a Single Switch configuration.


<u>GV</u> is interconnected to like ports for P & N-Chan Pairs. Otherwise, leave port open for a Single Switch configuration.

<u>DR</u> are drain outputs that connect to the GaN device drain. Switching speeds may be compromised when bypass capacitance exceeds 500pF.


 $\underline{\mathbf{50}}$ are source inputs that take up to +80V supply. Larger storage capacitance are attached here.

Typical Timing Diagrams

Refer to Application Note XAN-2 for further details.



Outline & Land Pattern 14A



Switch I/O Pin Descriptions

<u>GA</u> is a gate input that receive signals from OTL or DRV outputs of Controller. Care should be taken from these respective TTL or Open Drain signals to prevent damage.

 $\underline{\textbf{GI}}$ is a gate input connected to DRV of Controller. These ports are interconnected for P & N-Chan Pairs. For a Single Switch module $\underline{\textbf{GI}}$ is tied to $\underline{\textbf{GC}}$.

 \underline{GC} is interconnected to like ports for P & N-Chan Pairs. It is only tied to \underline{GI} for a Single Switch configuration.


 $\underline{\rm GV}$ is interconnected to like ports for P & N-Chan Pairs. Otherwise, leave port open for a Single Switch configuration.

 $\underline{\bf DR}$ are drain outputs that connect to the GaN device drain. Switching speeds may be compromised when bypass capacitance exceeds 500pF.

 $\underline{\textbf{SO}}$ are source inputs that take up to +80V supply. Larger storage capacitance are attached here.

Typical Timing Diagrams

Refer to Application Note XAN-2 for further details.



2

3

5


6

7

8

9

Outline & Land Pattern 12A



Switch I/O Pin Descriptions

<u>GA</u> is a gate input that receive signals from OTL or DRV outputs of Controller. Care should be taken from these respective TTL or Open Drain signals to prevent damage.

 $\underline{\textbf{GI}}$ is a gate input connected to DRV of Controller. These ports are interconnected for P & N-Chan Pairs. For a Single Switch module $\underline{\textbf{GI}}$ is tied to $\underline{\textbf{GC}}$.

 \underline{GC} is interconnected to like ports for P & N-Chan Pairs. It is only tied to \underline{GI} for a Single Switch configuration.


 $\underline{\rm GV}$ is interconnected to like ports for P & N-Chan Pairs. Otherwise, leave port open for a Single Switch configuration.

<u>DR</u> are drain outputs that connect to the GaN device drain. Switching speeds may be compromised when bypass capacitance exceeds 500pF.

 $\underline{\mathbf{50}}$ are source inputs that take up to +80V supply. Larger storage capacitance are attached here.

Typical Timing Diagrams

Refer to Application Note XAN-2 for further details.



Model Number Color Code

0	ı	2	3	4	5	6	7	8	9