

Design and Simulation of a Novel Dynamic Comparator for High Noise Immunity, High Speed and Low Power Applications

Naiyar Alam¹ and Prof. Rajan Singh²

¹Research Scholar, ²Assistant Professor

Department of Electronics and Communication Engineering, Noida Institute of Engineering and Technology

Abstract - The paper here proposed a dynamic comparator design using CMOS (Complementary metal-oxide-semiconductor) logic is used. Being one of the most essential part of ADC design, comparator needs to be performing under high performance with low power consumption and high speed. The design was simulated using Tanner EDA tool in 180nm technology. Performance parameters such as power, delay and PDP (Power Delay Parameter) are compared with the exiting designs. For 1.2-V supply at 180nm technology, the average power consumption was found to be extremely low (620.3nW). Delay of dynamic and double tail dynamic comparator are (940ps) or (346ps) and PDP is (214.7a) and energy is (49.63f). In comparison with the exiting dynamic comparator designs, the present implementation was found to offer significant improvement in term of power and speed.

Keywords: Dynamic comparator, dynamic clocked comparator, power gating, high-speed analog-to-digital converters (ADCs).

I. INTRODUCTION

Comparator is one of the fundamental building block in most analog-to-digital converters (ADCs). Many high speed ADCs, such as flash ADCs, require high-speed, low power comparators with small chip area.

Hence, designing high-speed comparators is more challenging when the supply voltage is smaller. In other words, in a given technology, to achieve high speed, larger transistors are required to compensate the reduction of supply voltage, which also means that more die area and

power is needed. Many techniques, such as supply boosting methods, techniques employing body-driven transistors, current-mode design and those using dual oxide processes, which can handle higher supply voltages. In this paper, a comprehensive analysis about the delay of dynamic comparators has been presented for various architectures. Furthermore, based on the dynamic comparator structure, a new double-tail dynamic comparator is presented, which does not require boosted voltage or stacking of too many transistors.

II. CONVENTIONAL DOUBLE-TAIL DYNAMIC COMPARATOR

The schematic diagram of the conventional dynamic comparator. It is widely used in A/D converters, with high input impedance, rail-to-rail output swing, and no static power consumption. In this operation of the comparator. During the reset phase when $CLK = 0$ and M_{tail} is off, reset transistors ($M7-M8$) pull both output nodes Out_n and Out_p to VDD to define a start condition and to have a valid logical level during reset. In the comparison phase, when $CLK = VDD$, transistors $M7$ and $M8$ are off, and M_{tail} is on. Output voltages (Out_p , Out_n), which had been pre-charged to VDD , start to discharge with different discharging rates depending on the corresponding input voltage (INN/INP). Assuming the case where $V_{INP} > V_{INN}$, Out_p discharges faster than Out_n , hence when Out_p (discharged by transistor $M2$ drain current), falls down to $VDD - |V_{thp}|$ before Out_n (discharged by transistor $M1$ drain current), the corresponding pMOS transistor ($M5$) will turn on initiating the latch regeneration caused by back-to-back inverters ($M3$, $M5$ and $M4$, $M6$). Thus, Out_n pulls to VDD and Out_p discharges to ground. If $V_{INP} < V_{INN}$, the circuits works vice versa.




Fig. 1 Schematic diagram of the conventional dynamic comparator

Base double tail comparator uses cross coupled PMOS to speed up the latch operation while addition of two NMOS transistor with input f_n and f_p use for power reduction as it gives direct discharge path to our circuit.

III. MODIFIED DOUBLE TAIL DYNAMIC COMPARATOR

The double tail comparator architecture is used in low voltage applications because of its better performance in delay reduction.

Operation:

The schematic diagram of double tail comparator. The operation of the double tail comparator occurs in two phase which are reset phase and decision making phase. During




Fig.2 Schematic diagram of Modified dynamic comparator

reset phase $CLK=0$, M_{tail1} and M_{tail2} are in off state, $M3$ and $M4$ are in on state which pulls both the nodes f_n and f_p to VDD. so according to the input suppose $V_{inp} > V_{inn}$, then f_n drops faster than f_p . As long as f_n continues falling, the corresponding PMOS control transistor starts to turn on, pulling f_p node back to VDD. So another control transistor (M_{c2}) remains off, allowing f_n to be discharged completely. The control transistor M_{c1} is on when M_{c2} is grounded which results in static power consumption so two more switches (M_{sw1} and M_{sw2}) are added.

During the decision making phase the nodes f_n and f_p are pre charged to VDD and it starts its different discharging. As soon as the comparator detects that one of the f_n/f_p is discharging faster, control transistor will help to increase the voltage difference.




Fig.3 The output waveform of Modified dynamic comparator

Table 1 : Comparison Table

PARAMETERS	BASED PAPER DOUBLE -TAIL COMPERATOR	MODIFIED DOUBLE-TAIL COMPARATOR	Percentage Improvement
TECHNOLOGY	180nm	180nm	
APPLIED VOLTAGE	0.8v	0.8v	
POWER(nw)	904.58	761.48	15.81 %
DELAY(output)(ns)	1.1577	0.8811	23.89 %
DELAY(outn) (ns)	1.1280	0.8749	22.43 %
PDP(output) (fJ)	1.0472	0.6709	35.93 %
PDP(outputn) (fJ)	1.204	0.6662	44.66 %
ENERGY(fJ)	72.36	60.91	15.82 %

- [5]. A. Boni and C.Morandi, January 1998, High speed, low power BiCMOS Comparator using a pMOS variable load, *IEEE Journal of solid-state circuits*. vol. 33,no.1, pp. 143-146

IV. RESULTS

To analyse the performance of the structures we have simulated the circuits at 180nm technology and output is been observed which is presented in tabular format below. The power consumption, delay, PDP and energy of dynamic comparator and double tail dynamic comparator are obtained and compared with both the designs.

V. CONCLUSION

Both the design methodologies have been compared and it is evident that there is performance improvement in the proposed circuit. Double tail technique is an effective way to reduce power consumption and delay. All the designs have been simulated at Tanner EDA 14.1 version.

VI. REFERENCES

- [1]. Chandrahash Patel, Dr. Veena C.S., June 2014, Study of Comparator and their Architectures, *International Journal of Multidisciplinary Consortium*, Vol. 1, pp. 1-12.
- [2]. SarangKazemina, MortezaMousazadeh, KhayrollahHadidi and AbdollahKhoei, 2010 , High-Speed Low-Power Single-Stage Latched-Comparator with Improved Gain and Kickback Noise Rejection, *IEEE Journal of solid-state circuits*, Vol.2, pp.216-219.
- [3]. Swetasahu, Ajay vishwakarma, december 2012, Implementation of a low-kickback-noise latched comparator for High-speed analog-to-digital designs in 0.18 μ m, *International Journal of Electronics Communication & Instrumentation Engineering Research and Development*. Vol. 2, pp. 43-56.
- [4]. Raja Mohd. Noor Hafizi Raja Daud, Mamun Bin IbneReaz, and LabonnahFarzana Rahman, November 2012, Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 μ m CMOS Process, *International Journal of Information and Electronics Engineering*, Vol. 2, pp. 944-947.