

Design of High Performance Digital Multiplier

Vaishakhi Savalia

Student M.Tech

*Department of Electrical Engineering Faculty of Technology and Engineering
The Maharaja Sayajirao University of Baroda, Vadodara, India*

Sunil Patel

Assistant Professor

*Department of Electrical Engineering Faculty of Technology and Engineering
The Maharaja Sayajirao University of Baroda, Vadodara, India*

Rohit Negi

Assistant Professor

*Department of Electrical Engineering
School Of Engineering and Technology, Navrachana University, Vadodara, India*

ABSTRACT-This paper presents design of a high speed digital multiplier using Vedic mathematics. Digital multipliers are an integral part of Digital signal processing systems or DSP processors. Vedic mathematics is based on 16 sutras (formulas) out of which Urdhva tiryakbhyam (UT) sutra is used to simplify multiplication process and to perform multiplication with minimum amount of delay. All three multiplier algorithms are coded in VHDL, simulated using Xilinx Vivado, synthesized and implemented using Xilinx Vivado for nexys4 ddr artix-7 (xc7a100t-1csg324c) FPGA. The design is implemented for 8x8 bit, 16x16 bit, 32x32 bit and 64x64 bit multiplication. The results for each design are compared and analyzed which shows that multipliers based on algorithm 3 are comparatively faster and also requires less number of LUT's for its implementation.

Keywords-Vedic Multiplier, Urdhva Tiryakbhyam, LUT, VHDL.

INTRODUCTION

Multiplication is the fundamental arithmetic operation in digital signal processing. Most signal Processing and data processing applications involve multiplications. So speed of Multiplier is very important factor to determine the efficiency of the circuit design. To make faster mechanism of the system, speed is dominant factor. There are some factors which determine the efficiency of the system, are speed, area, power requirement. Therefore, designers are looking forward to the new algorithms and different methods to speed up the arithmetic operations.

Vedic mathematics has a several number of sutras to solve arithmetic operations in easy and faster way. It was discovered by Indian mathematician Jagadguru Shri Bharathi Krishna Tirthaji. Vedic maths is a very interesting field. Veda is a Sanskrit word which means 'knowledge'.

Vedic mathematics has been formulated on sixteen sutras and thirteen sub-sutras. These sutras offer magical short cut methods to all basic mathematical operations. All the advantages drives from the fact that Vedic mathematics approach is totally different and considered very close to the way a human mind works. Vedic mathematics can be applied to every branch of mathematics including arithmetic, algebra and geometry [3].

Out of the many Sutras available, the proposed algorithms are based on Urdhva-Tiryakbhyam technique with certain improvisations while designing. As it had been proved that Vedic multipliers are fast when compared with normal array multiplier or booth multiplier, the work here presents comparison between three different algorithms using Vedic method for 8-bit, 16-bit, 32-bit and 64-bit Vedic multipliers.

ILLUSTRATION OF URDHVA TIRYAKBHYAM SUTRA

In UrdhvaTiryakbhyamsutra[3], the 4x4 multiplication has been done in a single line as shown in Fig. 1, whereas in the conventional method, four partial products have to be added to obtain the result. Thus, by using UTSutra in binary multiplication, the number of steps required to calculate the final product, will be reduced and hence there is a reduction in computational time and increase in speed of the multiplier.

Consider two 4-bit binary numbers $a_3a_2a_1a_0$ and $b_3b_2b_1b_0$.




Fig. 1. Illustration of UT sutra for 4 bit numbers

The UrdhvaTiryakbhyam Sutra is also known as ‘Vertical and Cross-wise’ Technique.

A. Algorithm 1: Design of 4x4 bit Vedic Multiplier[3]

The 4-bit Vedic multiplier is designed using UrdhvaTiryakbhyam sutra for partial product addition. This is a normal Vedic multiplier where the carry from each partial product addition is given to the next partial product to generate the final product. For this proposed algorithm partial products(P7P6P5P4P3P2P1P0) generated are given by the following equations:

- $P0 = a0b0$
- $P1 = a1b0 + b0a1$
- $P2 = a2b0 + b2a0 + a1b1 + \text{carry from } P1$
- $P3 = a3b0 + b3a0 + a2b1 + b2a1 + \text{carry from } P2$
- $P4 = a3b1 + b3a1 + a2b2 + \text{carry from } P3$
- $P5 = a3b2 + b3a2 + \text{carry from } P4$
- $P6 = a3b3 + \text{carry from } P5$
- $P7 = \text{carry from } P6(1)$

The gate level description of 4-bit Vedic multiplier is shown in Fig. 2. It gives detailed description of how each partial product is obtained in the multiplication process. It uses half adders and full adders.




Fig. 2. Gate Level description of normal 4-bit Multiplier

B. Algorithm 2: Design of 4x4 bit Vedic Multiplier

This is a modified Vedic Multiplier where the carries are not only riddled to the next partial product bit calculations but also to the subsequent bits using carry skip technique so as to reduce the carry propagation delay [1].

The Vedic multiplier equations given in (1) are modified in the proposed multiplier as follows:

- $P0 = a0b0$
- $P1 = a1b0 + b0a1$
- $P2 = a2b0 + b2a0 + a1b1 + a0a1b0b1$
- $P3 = a3b0 + b3a0 + a2b1 + b2a1 + \text{carry from } P2$
- $P4 = a3b1 + b3a1 + a2b2 + \text{carry from } P2 + \text{carry from } P3$
- $P5 = a3b2 + b3a2 + \text{carry from } P3 + \text{carry from } P4$
- $P6 = a3b3 + a1a2b1b2 + \text{carry from } P4$
- $P7 = \text{carry from } P6(2)$

The products P0, P1, P3 and P7 in (2) are same as in (1) but the other equations have been modified to incorporate carry skip technique in the adder blocks of Fig.3. In P2 a new term a0b0a1b1 is added so that all the four terms are ready for addition at the same time to reduce the delay in waiting for carry from the previous stage. In P4 and P5 the carry from two previous stages are added thus carry propagation time is reduced. For example if all four terms of P2 are 1, the carry is directly transferred to P4. Similarly P6 is modified by adding carry from P4 and term a1a2b1b2 [1].

The gate level description of modified Vedic multiplier is shown in Fig.3. The design methodology combines UT sutra [3] of Vedic maths with carry skip technique. The Fig.3 gives detailed description of how each partial product is obtained in the multiplication process. If any stage produces a two bit carry, then the immediate stage is skipped and the carry is given to the subsequent stages after the immediate stage thus increasing the speed. It uses only half adders and the input bits are added using carry save method.




Fig. 3. Gate Level description of modified 4-bit Multiplier

C. Algorithm 3: Design of 8x8 bit Vedic Multiplier

UrdhvaTiryakbhyam sutra for two 8-bit numbers is as shown in Fig. 4.




Fig. 4. Illustration of UT sutra for 8-bit numbers

The 8-bit Vedic multiplier is designed using UrdhvaTiryakbhyam sutra for partial product addition. For this proposed algorithm partial products (P7P6P5P4P3P2P1P0) generated are given by the following equations:

- $P_0 = a_0b_0$
 - $P_1 = a_1b_0 + b_0a_1$
 - $P_2 = a_2b_0 + b_2a_0 + a_1b_1 + \text{carry from } P_1$
 - $P_3 = a_3b_0 + b_3a_0 + a_2b_1 + b_2a_1 + \text{carry from } P_2$
 - $P_4 = a_4b_0 + b_4b_0 + a_3b_1 + b_3a_1 + a_2b_2 + \text{carry from } P_3$
 - $P_5 = a_5b_0 + b_5a_0 + a_4b_1 + b_4a_1 + a_3b_2 + b_3a_2 + \text{carry from } P_4$
 - $P_6 = a_6b_0 + b_6a_0 + a_5b_1 + b_5a_1 + a_4b_2 + b_4a_2 + a_3b_3 + \text{carry from } P_5$
 - $P_7 = a_7b_0 + b_7a_0 + a_6b_1 + b_6a_1 + a_5b_2 + b_5a_2 + a_4b_3 + b_4a_3 + \text{carry from } P_6$
 - $P_8 = a_7b_1 + b_7a_1 + a_6b_2 + b_6a_2 + a_5b_3 + b_5a_3 + a_4b_4 + \text{carry from } P_7$
 - $P_9 = a_7b_2 + b_7a_2 + a_6b_3 + b_6a_3 + a_5b_4 + b_5a_4 + \text{carry from } P_8$
 - $P_{10} = a_7b_3 + b_7a_3 + a_6b_4 + b_6a_4 + a_5b_5 + \text{carry from } P_9$
 - $P_{11} = a_7b_4 + b_7a_4 + a_6b_5 + b_6a_5 + \text{carry from } P_{10}$
 - $P_{12} = a_7b_5 + b_7a_5 + a_6b_6 + \text{carry from } P_{11}$
 - $P_{13} = a_7b_6 + b_7a_6 + \text{carry from } P_{12}$
 - $P_{14} = a_7b_7 + \text{carry from } P_{13}$
 - $P_{15} = \text{carry from } P_{14}$
- (3)

DESIGN OF 2NX2N MULTIPLIER USING NXN

The architecture of 2n-bit Vedic Multiplier is shown in Fig. 5. The architecture consists of four n-bit multipliers used for calculating partial products. [2]




Fig. 5. Design of 2n-bit numbers

The above method is used to design higher bit multipliers such as 16-bit multiplier using 8-bit module, 32-bit multiplier using 16-bit module and 64-bit multiplier using 32-bit module.

The above three algorithms are used to design 8 bit, 16 bit, 32 bit and 64 bit multipliers using the design shown in Fig. 5. Here carry look ahead technique is used to calculate partial products at the first level. This technique helps in parallel generation of carry bits and therefore speeds up the addition process. Similarly adder2 and adder3 are used from reference [2], to calculate the final result.

SIMULATION WAVEFORMS AND RESULTS

A. Waveforms

The output of an 8 bit multiplier is verified for the following set of inputs which are generated using VHDL test bench. The simulation result is shown in the Fig. 6 below.

CASE - 1: Inputs $x = 55$ h, $y = aa$ h

Multiplier's output $q = 3872$ h

CASE - 2: Inputs $x = d5$ h, $y = 6c$ h

Multiplier's output $q = 5adc$ h

CASE - 3: Inputs $x = 9a$ h, $y = 23$ h

Multiplier's output $q = 150e$ h




Fig. 6. Waveform of 8-bit Multiplier

The simulation result for 16-bit multiplier is shown in the Fig.7 for 3 different inputs given below.

CASE - 1: Inputs x = 5555 h, y = aaaa h

Multiplier's output q = 38e31c72 h

CASE - 2: Inputs x = d32c h, y = 47a8 h

Multiplier's output q = 3b1b28e0 h

CASE - 3: Inputs x = 62c9 h, y = fe32 h

Multiplier's output q = 6216b942 h




Fig. 7. Waveform of 16-bit Multiplier

The simulation result for 32-bit multiplier is shown in the Fig.8 for 2 different inputs given below.

CASE - 1: Inputs x = 55555555 h, y = aaaaaaaa h

Multiplier's output q = 38e38e3871c71c72 h

CASE - 2: Inputs x = 56d7ab35 h, y = af68c921 h

Multiplier's output q = 3b80f9e14fc1aed5 h

TABLE 2. Comparison of 3 Algorithm of 16x16 Multiplier

	<i>Algorithm 1</i>	<i>Algorithm 2</i>	<i>Algorithm 3</i>
<i>No. of LUTs Used</i>	397/63400	482/63400	353/63400
<i>Bounded I/O</i>	64/210	64/210	64/210
<i>Total Delay (ns)</i>	15.834	16.505	15.475
<i>Total On-chip Power</i>	127 mW	128 mW	127 mW
<i>Logic Levels</i>	17	17	17
<i>LUT Utilization</i>	0.63%	0.76%	0.56%

TABLE 3. Comparison of 3 Algorithm of 32x32 Multiplier

	<i>Algorithm1</i>	<i>Algorithm 2</i>	<i>Algorithm 3</i>
<i>No. of LUTs Used</i>	1631/63400	1928/63400	1471/63400
<i>Bounded I/O</i>	128/210	128/210	128/210
<i>Total Delay (ns)</i>	24.770	25.393	24.368
<i>Total On-chip Power</i>	190 mW	193 mW	188 mW
<i>Logic Levels</i>	31	31	31
<i>LUT Utilization</i>	2.57%	3.04%	2.32%

TABLE 4. Comparison of 3 Algorithm of 64x64 Multiplier

	<i>Algorithm 1</i>	<i>Algorithm 2</i>	<i>Algorithm 3</i>
<i>No. of LUTs Used</i>	6625/63400	7737/63400	5976/63400
<i>Bounded I/O</i>	256	256	256
<i>Total Delay (ns)</i>	41.915	42.556	41.747
<i>Total On-chip Power</i>	365 mW	378 mW	373 mW
<i>Logic Levels</i>	59	59	57
<i>LUT Utilization</i>	10.45%	12.20%	9.43%

The tables above compare 8 bit, 16 bit, 32 bit and 64 bit multipliers using three different algorithms where 3rd algorithm has the least LUT utilization and minimum amount of delay. However the I/O pins required for its implementation and on chip power dissipation remains almost same.

CONCLUSION

The three algorithms have been compared for different multipliers like 8x8 bit, 16x16 bit, 32x32 bit and 64x64 bit using Xilinx ISE design suite and implemented on Artix-7 Xilinx FPGA. It can be articulated from the results that algorithm 3 gives the least amount of worst case delay in each

multiplier and also has minimum LUT utilization. However designing higher bit multipliers directly like 8x8 bit was designed in algorithm 3, becomes very complicated due to its size of implementation physically and it also becomes prone to human errors.

REFERENCES

- [1] Premananda B.S., Samarth S. Pai, Shashank B. and ShashankS.Bhat, 2013. "Design and Implementation of 8-bit Vedic Multiplier". International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering.
- [2] RohitNegi, 2016. "Design and Implementation of an Efficient Vedic Multiplier for High Performance and Low Power Applications". International Journal of Engineering Technology, Management and Applied Sciences.
- [3] Jagadguru Swami Sri Bharati Krishna Tirtha Ji Maharaj, 1986. "Vedic Mathematics". Motilal Banarasidas, Varanasi, India.
- [4] Ms.S.V.Mogre, Mr.D.G.Bhalke, 2015. "Implementation of high speed Matrix Multiplier Using Vedic Mathematics on FPGA" International Conference on computing Communication Control and Automation.
- [5] KunalJadhav, AdityaVibhute, ShyamIyer, R.Dhanabal, 2015. "Novel Vedic mathematics based ALU using application specific Reversibility" IEEE Sponsored 9th International Conference on intelligent systems and control (ISCO).
- [6] Anju and V.K. Agrawal, "FPGA Implementation of Low Power and High Speed Vedic Multiplier using Vedic Mathematics", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 5 June 2013.
- [7] G.Ganesh Kumar, V.Charishma, 2012. "Design of high speed Vedic Multiplier using Vedic Mathematics Techniques", International Journal of Scientific and Research Publications, Vol- 2, Issue -3, March 2012.