

# nMOS Short Channel Device Characteristics After Soft Oxide Breakdown and Implications for Reliability Projections and Circuits

Paul E. Nicollian, *Senior Member, IEEE*, Min Chen, *Member, IEEE*, Yang Yang, *Member, IEEE*, Cathy A. Chancellor, *Member, IEEE*, and Vijay K. Reddy, *Senior Member, IEEE*

**Abstract**—The currents in all N-channel field effect transistor device terminals can be severely degraded when a soft breakdown event occurs from gate-to-drain. These effects become more pronounced for shorter channel lengths. We present a methodology for separating the effects of mobility degradation and threshold voltage shift on post breakdown device characteristics. Using an accurate equivalent circuit model, we analyze the impact of these parameter shifts on post breakdown circuit performance and the implications for post breakdown reliability projections and circuit design.

**Index Terms**—Breakdown, dielectric, oxide, reliability, SiON, time-dependent-dielectric-breakdown (TDDB).

## I. INTRODUCTION

AS TECHNOLOGY scaling becomes more aggressive, there is an increasing interest in reliability projection methods that extend the time to failure beyond the first soft breakdown (SBD) event [1]–[4]. This activity has been motivated by reports that in some circumstances, circuits remain operative after first SBD [5]–[10]. If the time to failure can be extended beyond first SBD, the corresponding relaxation in reliability requirements can enable higher safe operating voltage.

This paper focuses on dielectric breakdown from gate-to-drain because the degradation can be severe [11], even for SBD as shown in Fig. 1(a). For this device, the linear region drain current ( $I_{DLIN}$ ) changes polarity (from positive to negative) after SBD. This means that the post breakdown conductance between gate and drain has become sufficiently high that the net electron flow resulting in drain current is no longer from source-to-channel-to-drain, but is rather due to electrons entering the drain from the external circuit and flowing out the gate contact as shown in Fig. 1(b). In circuits, gate-to-drain breakdown is more problematic than from gate-to-body since an input/output node failure is more probable.

Much of the understanding of the effects of breakdown on circuits has been obtained from simulation program with

Manuscript received September 9, 2013; accepted November 18, 2013. Date of current version December 20, 2013. This work was supported by Texas Instruments Inc. The review of this paper was arranged by Editor B. Kaczer.

P. E. Nicollian, Y. Yang, C. A. Chancellor, and V. K. Reddy are with Texas Instruments, Dallas, TX 75243 USA (e-mail: pnicollian@gmail.com; yang.yang@ti.com; c-chancellor@ti.com; vreddy@ti.com).

M. Chen was with Texas Instruments, Dallas, TX 75243 USA. He is now with Qualcomm, San Diego, CA 92121 USA (e-mail: cliffminchen@gmail.com).

Digital Object Identifier 10.1109/TED.2013.2292551




Fig. 1. (a)  $I_D$  versus  $V_G$  at  $V_D = 0.05$  V before and after gate-to-drain SBD. The post SBD  $R_{EFF}$  is 50 K $\Omega$ . The degradation is so severe that  $I_{DLIN}$  (symbols) changes sign. (b) Electron flow resulting in  $+I_D$  for a fresh device (open arrows) and  $-I_D$  after SBD (gray arrows). After Nicollian *et al.* [11].

integrated circuit emphasis (SPICE) modeling. To use this tool, an equivalent circuit is needed to replicate post breakdown  $I$ – $V$  characteristics. For gate-to-drain breakdown, equivalent circuits employing components solely between gate and drain terminals are typically utilized [5], [6], [8], [12]–[15]. However, it was recently shown that these models can underestimate device degradation in state-of-the-art technologies because a significant coupling between drain and source arises after SBD [11]. Indeed, degradation in both drain and source currents is still observed when  $V_D = V_G$  [11] as shown in Fig. 2. Some possible explanations for the drain to source coupling could be materials in the gate-stack and/or source/drain regions being introduced into the channel during the breakdown transient [16], or due to the channel length becoming on the order of the size of the breakdown path [17]. An equivalent circuit model that accurately reproduces all post gate-to-drain SBD terminal currents has been developed [11].

The effect of device dimensions on post SBD degradation is an important concern. It has been shown that as the device width ( $W$ ) is scaled down so that it approaches the size of the breakdown spot, transistor characteristics become severely degraded [18]. As the channel length ( $L$ ) approaches the size of the breakdown spot, degradation of post SBD transistor characteristics might also become increasingly severe due to stronger drain to source coupling. The change in  $V_{TLIN}$  after gate-to-drain SBD for two different channel lengths is shown




Fig. 2.  $\Delta I_D$  versus  $\Delta I_S$  for  $V_G = V_D$ . Despite there being no potential difference between the gate and the drain, significant degradation in both  $I_S$  and  $I_D$  are observed, with  $\Delta I_D = \Delta I_S$ . After Nicollian *et al.* [11].




Fig. 3.  $\Delta V_{TLIN}$  versus stress compliance comparing 32 nm and 200 nm drawn channel length devices with the same  $W$ . At a given compliance, the  $\Delta V_T$  resulting from gate-to-drain SBD is larger for shorter  $L$ .

in Fig. 3. It can be seen that at a given stress compliance,  $\Delta V_{TLIN}$  is significantly larger for shorter  $L$ .

Using the equivalent circuit model in [11], SPICE simulations show that post SBD resistance ( $R_{EFF}$ ) and  $V_T$  play a complex role in determining post breakdown functionality [10]. Consequently, post breakdown reliability projections that invoke only gate current could be, in some cases, overly optimistic and in light of Fig. 3, may become even more so as  $L$  is further scaled. Accordingly, the understanding of post breakdown degradation for short channel devices and the implications on circuits warrant further analysis.

In this paper, we show how to separate the channel characteristics from the gate current after SBD where the degradation has resulted in  $-I_D$  as shown in Fig. 1(a). We present a method for resolving the effects of mobility degradation and  $V_T$  shift on post SBD  $I_D$ . Using an accurate equivalent circuit model [11], we analyze the impact of SBD in short channel devices on circuit functionality, implications for post breakdown reliability projections, and circuit design.

## II. EXPERIMENT

nMOS devices with polysilicon gate electrodes and 1.4 nm EOT SiON gate dielectrics are subjected to constant voltage




Fig. 4. Fresh and post SBD characteristics for an  $L = 32$  nm device with  $R_{EFF} = 31$  K $\Omega$ . Solid circles: fresh device. Open diamonds: gate-to-drain breakdown. Gray triangles: gate-to-source breakdown. (a) Linear region  $g_{MLIN}$ ,  $V_D = 0.05$  V.  $g_{MLIN}(I_S)$  and  $g_{MLIN}(I_D)$  are measured for gate-to-drain and gate-to-source SBD respectively. (b) Instantaneous value of saturation region  $k$  at  $V_G = V_D$ , where  $k = I_{DSAT}/(V_G - V_T)^n$  measured at each  $V_G$ .

stress at 378 K until a preset compliance is reached. The compliance is varied from  $2 \times 10^{-4}$  to  $9 \times 10^{-4}$  A to obtain a distribution of post breakdown degradation. The currents in the lower portion of this range are of particular interest since they will occur in multifinger devices that are commonly used in logic circuits to reduce area and capacitance [19] and increase robustness to dielectric breakdown [9], [10]. We define that HBD has occurred when the slope of a log  $I_G$  versus log  $V_G$  curve is equal to one. In this paper, only SBD is studied. The drawn transistor  $W/L$ 's are 200 nm/32 nm (short channel) and 200 nm/200 nm (long channel). The breakdown position  $X_{BD}/L$  is determined using the ratio method [20].

To separate the linear region channel characteristics from the gate current after gate-to-drain SBD, where source to gate coupling will be small, the source current rather than the drain current is measured to determine  $V_{TLIN}$  and  $g_{MLIN}(I_S)$

$$g_{MLIN}(I_S) = \partial I_S / \partial V_G. \quad (1)$$

For gate-to-drain SBD, the channel characteristics can also be separated from the gate current by setting  $V_G = V_D$  so that  $I_G$  is negligible. For this method,  $I_D$  is measured and is most suitable when gate-to-source coupling is small. For gate-to-source SBD, linear region drain current can still be measured since  $I_{DLIN} > 0$  and the coupling between drain and gate is small. The results from these techniques are shown in Fig. 4.

## III. DEVICE CHARACTERIZATION AND MODEL

We will start with the basic equation for saturation [21] and its differential in (2) and (3) respectively to derive a model for resolving the effects of mobility and  $V_T$  degradation on  $I_D$

$$I_D = k(V_G - V_T)^n \quad (2)$$

$$\Delta I_D = \Delta [k(V_G - V_T)^n]. \quad (3)$$

To solve this expression, let

$$x = (-V_T / V_G) \quad (4)$$

Then

$$k(V_G - V_T)^n = kV_G^n(1 + x)^n. \quad (5)$$

TABLE I  
COMPARISON OF  $I_{\text{DSAT}}$  POWER LAW EXPONENTS FOR 32 nm CHANNEL  
LENGTH DEVICES BEFORE AND AFTER SBD

$R_{\text{EFF}}$ [K $\Omega$ ]	time-0 $I_{\text{DSAT}} n$	post BD $I_{\text{DSAT}} n$
46	1.75	1.87
31	1.86	1.96
27	1.74	1.76
15	1.63	1.71
12	1.83	1.82
9	1.63	1.94

Written in this form, (5) is a binomial series. Inserting (5) into (3) and as an example, expanding the series to third order and partitioning the solution into two terms, where one describes the contribution from the reduction in mobility  $(\Delta I_D/I_D)_{\Delta\mu}$  and the other from the increase in threshold voltage  $(\Delta I_D/I_D)_{\Delta V_T}$

$$\Delta I_D/I_D = (\Delta I_D/I_D)_{\Delta\mu} + (\Delta I_D/I_D)_{\Delta V_T} \quad (6)$$

$$\begin{aligned} (\Delta I_D/I_D)_{\Delta\mu} = & (\Delta k/k)(V_G^n - nV_G^{n-1}V_T \\ & + \frac{1}{2}n(n-1)V_G^{n-2}V_T^2 \\ & - \frac{1}{6}n(n-1)(n-2)V_G^{n-3}V_T^3)/(V_G - V_T)^n \quad (7) \end{aligned}$$

$$\begin{aligned} (\Delta I_D/I_D)_{\Delta V_T} = & (-nV_G^{n-1}\Delta V_T + \frac{1}{2}n(n-1)V_G^{n-2}\Delta(V_T^2) \\ & - \frac{1}{6}n(n-1)(n-2)V_G^{n-3}\Delta(V_T^3))/(V_G - V_T)^n \quad (8) \end{aligned}$$

where in (8)

$$\Delta(V_T^2) = 2V_T\Delta V_T \quad (9)$$

$$\Delta(V_T^3) = 3V_T^2\Delta V_T. \quad (10)$$

For strong inversion,  $(V_T/V_G) < 1$ , so (6) is a converging series. If  $n$  is an integer, the series is finite and in the long channel limit  $n = 2$ , for any order expansion (6) has an exact solution

$$\Delta I_D/I_D = (\Delta k/k) - 2\Delta V_T/(V_G - V_T). \quad (11)$$

In (11), the mobility degradation component  $(\Delta I_D/I_D)_{\Delta\mu} = (\Delta k/k)$  and the  $V_T$  shift component  $(\Delta I_D/I_D)_{\Delta V_T} = 2\Delta V_T/(V_G - V_T)$ . For non-integer  $n$ , where  $1 < n < 2$ , for high order expansions the solution to (6) can be approximated as

$$\Delta I_D/I_D \cong (\Delta k/k) - n\Delta V_T/(V_G - V_T). \quad (12)$$

The parameters in (7), (8), (11), and (12), measured at  $V_D = V_G$ , are

$$n = \partial \ln I_{\text{DSAT}} / \partial \ln(V_G - V_{\text{TSAT}}) \quad (13)$$

$$k = I_{\text{DSAT}} / (V_G - V_{\text{TSAT}})^n \quad (14)$$

$$\Delta k/k = (k(\text{BD}) - k(0))/k(0). \quad (15)$$




Fig. 5.  $\Delta I_D/I_D$  versus  $V_G$  with  $V_G = V_D$  for an  $L = 32$  nm device with  $R_{\text{EFF}} = 31$  K $\Omega$ . For the total degradation (circles), the model is an excellent fit to data. The absolute contributions (triangles) of  $\Delta\mu$  and  $\Delta V_T$  are calculated from (7) and (8). The largest absolute component of  $\Delta I_D/I_D$  is the  $V_T$  shift.




Fig. 6. Relative contribution (percentage of net degradation) of  $\Delta V_T$  and  $\Delta\mu$  to  $\Delta I_D/I_D$  for the device in Fig. 5.  $\Delta V_T$  is largest percentage contribution at low  $V_G$  while  $\Delta\mu$  comprises the largest percentage of degradation at high  $V_G$ .

In (12),  $n$  is the value after SBD and  $V_T = V_{\text{TSAT}}(0)$ . In (14), because  $k$  varies with  $V_G$ , it is taken as the instantaneous value at each  $V_G$  as in Fig. 4(b).  $V_{\text{TSAT}}$  is required at both time 0 and post SBD to evaluate (13) and (14) to determine (15). From (12), post breakdown degradation from the  $(\Delta I_D/I_D)_{\Delta V_T}$  component increases with increasing  $n$ . NBTI has also been observed to be worse for higher  $I_D$  power law  $n$  [22]. Since  $n$  tends to be higher after SBD, in effect, the transistor behaves like a longer channel device after SBD as shown in Table I.

Fig. 5 shows the result from (6) expanded to fourth order for a 32 nm channel length device with  $R_{\text{EFF}} = 31$  K $\Omega$ . The model is a good match to data, even at lower gate voltages where this binomial expansion is the least accurate. The  $\Delta V_T$  component is the largest contribution to the absolute change in  $I_D$ , which occurs at lower voltages. For this same device, Fig. 6 shows that the relative change in  $I_D$  (the percent of the total  $I_D$  shift) is dominated by  $\Delta V_T$  at lower  $V_G$ , but  $\Delta\mu$  comprises the majority of the degradation at high  $V_G$ . Since the region where  $\Delta I_D/I_D$  is highest is dominated by the  $V_T$  shift, we will focus on the impact of this parameter on post SBD circuit performance.




Fig. 7. Equivalent circuit (6 elements) for gate-to-drain SBD. T1 and T2 are depletion mode NFETs operated in saturation to emulate an  $I_G$  power law that is polarity symmetric in  $V_{GD}$ . T3 is operated in the linear mode and couples the source to the drain. Note that there is no component from gate to source. After Nicollian *et al.* [11].




Fig. 8. Post soft breakdown  $I_G$  versus  $V_G$  at  $V_D = 0$  V.

#### IV. CIRCUIT IMPACT

The effects of gate-to-drain SBD on circuit performance for short channel devices will be analyzed through SPICE simulations using the equivalent circuit in Fig. 7, which has been shown to accurately reproduce the terminal currents of actual broken down devices [11]. Post SBD  $I_G$  has been proposed to follow a power law in  $V_G$  [23], [24]. Our data agree as shown in Fig. 8. Post breakdown  $I_G$  has been shown to be polarity symmetric in  $V_{GD}$  such that  $I_G \sim V_{GD}^N$  with  $1 < N < 2$  [11]. This behavior is reproduced by two parallel depletion mode N-channel field effect transistors (NFETs) (T1, T2) operating in saturation between the gate and drain, each with a series resistor (R1, R2). The exponent  $N$  can be varied between 1 (short channel velocity saturated limit) and 2 (long channel saturation current limit) by either tuning the channel lengths or by adjusting the saturation velocities of T1 and T2. T3 is operated in the linear mode to provide a voltage controlled resistance that together with R3, models the drain to source coupling.

The range of  $R_{EFF}$  and  $\Delta V_{TLIN}$  in the 32 nm channel length devices used for circuit simulations is from 7 K $\Omega$  to 46 K $\Omega$  and 40 mV to 160 mV, respectively. Devices that functionally




Fig. 9. Circuit with path-depth of 5 used for simulations of post breakdown inverter performance. The NFET device in the second stage has undergone SBD. The delay time is measured from node X1 to node X6.




Fig. 10. Change in delay time after SBD versus  $R_{EFF}$  for 1 finger devices with a fan-out of 9 operated at 1.0 V. The channel length is 32 nm. The dotted horizontal line represents a failure criteria of 10% increase in setup time.

failed do not appear in plots of timing delays. The circuit used to simulate the effects of SBD on inverter performance is shown in Fig. 9. The path depth = 5, with the switching delay measured from the input of the first stage (node X1) to the output of the fifth stage (node X6). The effects of multiple device fingers, fan-out, and operating voltage are analyzed. In all cases, only one device finger is broken down.

The reduction in voltage headroom ( $V_G - V_T$ ) after SBD can result in setup time failures (where the data transfer is too slow relative to the clock). The SBD NFET is in the second stage, so that  $\Delta V_T$  from SBD results in the fall-rise time (odd number nodes falling) being worse than the rise-fall time (odd number nodes rising) for setup fails. If a node floats above 0 V due to SBD, its off-on voltage swing can be reduced and can result in hold time failures (where the data transfer is too fast relative to the clock). Rail-to-rail switching is nearly restored two nodes from the SBD stage, so the results are independent of SBD position for longer path lengths unless it is in the last or second-to-last stage. The failure criteria are defined as a change of +10% for setup time and -10% for hold time.

The change in delay time versus  $R_{EFF}$  after SBD for 1 finger devices with fan-out = 9 is shown for  $V_{DD} = 1.0$  V in Fig. 10. The change in threshold voltage is grouped into two bins: 1)  $\Delta V_{TLIN} \leq 70$  mV and 2)  $\Delta V_{TLIN} \geq 110$  mV. All devices with  $\Delta V_{TLIN} \geq 110$  mV failed for setup time regardless of  $R_{EFF}$ . Accordingly, post breakdown reliability projection methods that increase time to breakdown beyond the first SBD event with only  $I_G$  as the failure criterion can be overly optimistic. Note that one device with  $\leq 70$  mV  $\Delta V_{TLIN}$  also failed, underscoring the complex interplay between device parameters and their effects on post SBD circuit functionality.

The effect of fan-out on post SBD delay time at 1.0 V operation is shown in Fig. 11 for (a) fan-out = 9 and







Fig. 11. Change in delay time after SBD versus  $\Delta V_{TLIN}$  at  $V_{DD} = 1.0$  V with finger count as a parameter. (a) Fan-out = 9. (b) Fan-out = 1. The channel length is 32 nm. Above the dotted horizontal line, the failure criteria of 10% increase in setup time is exceeded and below the dashed horizontal line, the failure criteria of 10% reduction in hold time is exceeded. As a guide to the eye, the symbols become darker as the number of fingers increase.

Fig. 12. Change in delay time after SBD versus  $\Delta V_{TLIN}$  for fan-out = 4 with finger count as a parameter. (a)  $V_{DD} = 0.75$  V. (b)  $V_{DD} = 1.25$  V. The channel length is 32 nm. Above the dotted horizontal line, the failure criteria of 10% increase in setup time is exceeded and below the dashed horizontal line, the failure criteria of 10% reduction in hold time is exceeded. As a guide to the eye, the symbols become darker as the number of fingers increase. Note the change in y-axis scaling in (a) required by the severe degradation.

(b) fan-out = 1. The effect of heavier loading for fan-out = 9 makes the circuit more susceptible to setup failures, but is improved by increasing the number of device fingers. In contrast, for fan-out = 1, the circuit is more resistant to setup timing violations, but hold time failures arise for multiple fingers.

The effect of operating voltage on post SBD delay time for fan-out = 4 is shown in Fig. 12 for (a) 0.75 V and (b) 1.25 V. Due to lower post SBD head-room, setup time violations are severe for  $V_{DD} = 0.75$  V and the use of multifinger devices is essential. In contrast, 1.25 V operation is robust to setup fails, but multiple fingers introduce hold time violations. From Figs. 11 and 12, the use of multiple finger devices does not, in general, improve circuit robustness to SBD. A possible explanation for getting setup fails in 1-finger devices and hold fails in multifinger devices for the same waveform direction (fall-rise for both cases) is shown in Fig. 13. SBD results in a gate current at node X2 that is counterbalanced by the source current in the first stage NFET, resulting in the voltage at X2 rising above 0 V. If  $\Delta V(X2) < \Delta V_T$ , then a setup fail can result due to reduced headroom. However, for multifinger




Fig. 13. Beginning of fall-rise cycle. Node X2 can float above 0 V due to  $I_{SN}$  counterbalancing  $I_G(SBD)$ . If  $\Delta V(X2) < \Delta V_T$ , a setup fail can result. For multiple fingers, there is no headroom reduction for the good devices so due to  $X2 > 0$ , the reduced voltage swing (off-on) as X1 falls and X2 rises could result in hold time failures.

devices, there is no change in headroom for the good devices so with  $X2 > 0$  V, the reduced voltage swing (off-on) as X1 falls and X2 rises could result in hold time fails.

### V. CONCLUSION

Post SBD channel characteristics were separated from the gate current where  $I_{DLIN}$  had changed polarity and showed that at a given compliance, the threshold voltage shift after SBD

is more severe for short channel compared to long channel devices. For the first time, we showed that post SBD mobility degradation is significant, but the maximum degradation in channel current is due to the  $V_T$  shift. However, additional channel length scaling could lead to an increased role for mobility degradation through stronger post SBD source-drain coupling and merits further investigation.

Using an accurate equivalent circuit model, the effects of SBD on inverter performance were evaluated. For short channel devices, the  $V_T$  shift nicely correlates with post SBD circuit performance. Accordingly, post breakdown reliability projection methods that solely use  $I_G$  as the failure criteria are incomplete. They are best suited for long channel lengths, low compliance currents, and circuits that are insensitive to  $V_T$  shift and mobility degradation.

Our simulations showed that the approach for making circuits more robust to SBD by incorporating multiple device fingers does not appear to be generally applicable. A single finger breakdown in multiple finger devices can still introduce hold time failures.

#### ACKNOWLEDGMENT

The authors would like to thank S. Zuhoski, J. Ondrusek, C. Cirba, X. Zhang, S. Krishnan, L. Salmon, and B. McKee for their support of this paper.

#### REFERENCES

- [1] M. A. Alam, R. K. Smith, B. E. Weir, and P. J. Silverman, "Statistically independent soft breakdowns redefine oxide reliability specifications," in *IEDM Tech. Dig.*, Dec. 2002, pp. 151–154.
- [2] J. Suñé and E. Wu, "Statistics of successive breakdown events in gate oxides," *IEEE Electron Device Lett.*, vol. 24, no. 4, pp. 272–274, Apr. 2003.
- [3] S. Tous, J. Suñé, and E. Y. Wu, "A compact model for oxide breakdown failure distribution in ultrathin oxides showing progressive breakdown," *IEEE Electron Device Lett.*, vol. 29, no. 8, pp. 949–951, Aug. 2008.
- [4] T. Kauerauf, R. Degraeve, L. A. Ragnarsson, P. Roussel, S. Sahhaf, and G. Groeseneken, "Methodologies for sub-1 nm EOT TDDB evaluation," in *Proc. IRPS*, Apr. 2011, pp. 7–16.
- [5] B. Kaczer, R. Degraeve, M. Rasras, K. Van de Mierop, P. J. Roussel, and G. Groeseneken, "Impact of oxide breakdown on digital circuit operation and reliability," in *IEDM Tech. Dig.*, Dec. 2000, pp. 553–556.
- [6] R. Fernández, J. Martín-Martínez, R. Rodríguez, M. Nafria, and X. H. Aymerich, "Gate oxide wear-out and breakdown effects on the performance of analog and digital circuits," *IEEE Trans. Electron Devices*, vol. 55, no. 4, pp. 997–1004, Apr. 2008.
- [7] R. Rodríguez, J. H. Stathis, B. P. Linder, S. Kowalczyk, C. T. Chuang, R. V. Joshi, *et al.*, "The impact of gate-oxide breakdown on SRAM stability," *IEEE Electron Device Lett.*, vol. 23, no. 9, pp. 559–561, Sep. 2002.
- [8] R. Rodríguez, J. H. Stathis, and B. P. Linder, "A model for gate-oxide breakdown in CMOS inverters," *IEEE Electron Device Lett.*, vol. 24, no. 2, pp. 114–116, Feb. 2003.
- [9] T. W. Chen, K. Kim, Y. M. Kim, and S. Mitra, "Gate-oxide early life failure prediction," in *Proc. VLSI Test Symp.*, May 2008, pp. 111–118.
- [10] R. T. Cakici, P. E. Nicollian, and C. A. Chancellor, "SPICE simulations of data path timing margins after dielectric breakdown from gate-to-drain using accurate equivalent circuit models," in *Proc. IEEE IRPS*, Apr. 2012, pp. CR.3.1–CR.3.3.
- [11] P. E. Nicollian, R. T. Cakici, A. T. Krishnan, V. K. Reddy, and A. Seshadri, "Device characteristics and equivalent circuits for NMOS gate-to-drain soft and hard breakdown in polysilicon/SiON gate stacks," *IEEE Trans. Electron Devices*, vol. 58, no. 4, pp. 1170–1175, Apr. 2011.
- [12] B. Kaczer, R. Degraeve, A. De Keersgieter, K. Van de Mierop, V. Simons, and G. Groeseneken, "Consistent model for short-channel nMOSFET after hard gate oxide breakdown," *IEEE Trans. Electron Devices*, vol. 49, no. 3, pp. 507–513, Mar. 2002.
- [13] T.-S. Yeoh, N. R. Kamat, R. S. Nair, and S.-J. Hu, "Gate oxide breakdown model in MOS transistors," in *Proc. IRPS*, Apr. 1995, pp. 149–155.
- [14] E. Miranda, K.-L. Pey, R. Ranjan, and C.-H. Tung, "Equivalent circuit model for the gate leakage current in broken down  $\text{HfO}_2/\text{TaN}/\text{TiN}$  gate stacks," *IEEE Electron Device Lett.*, vol. 29, no. 12, pp. 1353–1355, Dec. 2008.
- [15] R. Fernández, R. Rodríguez, M. Nafria, and X. H. Aymerich, "MOSFET output characteristics after oxide breakdown," *Microelectron. Eng.*, vol. 84, no. 1, pp. 31–36, Jan. 2007.
- [16] L. J. Tang, K. L. Pey, C. H. Tung, M. K. Radhakrishnan, and W. H. Lin, "Gate dielectric breakdown-induced microstructural damage in MOSFETs," *IEEE Trans. Device Mater. Rel.*, vol. 4, no. 1, pp. 38–45, Mar. 2004.
- [17] G. Condorelli, S. A. Lombardo, F. Palumbo, K.-L. Pey, C. H. Tung, and L. J. Tang, "Structure and conductance of the breakdown spot during the early stages of progressive breakdown," *IEEE Trans. Device Mater. Rel.*, vol. 6, no. 4, pp. 534–541, Dec. 2006.
- [18] A. Cester, S. Cimino, A. Paccagnella, G. Ghidini, and G. Guegan, "Collapse of MOSFET drain current after soft breakdown and its dependence on the transistor aspect ratio  $W/L$ ," in *Proc. IRPS*, Mar./Apr. 2003, pp. 189–195.
- [19] N. Weste and K. Eshraghian, *Principles of CMOS VLSI Design*. Reading, MA, USA: Addison-Wesley, 1985, ch. 5.
- [20] R. Degraeve, B. Kaczer, A. De Keersgieter, and G. Groeseneken, "Relation between breakdown mode and breakdown location in short channel nMOSFETs and its impact on reliability specifications," in *Proc. IRPS*, May 2001, pp. 360–366.
- [21] Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*. Cambridge, U.K.: Cambridge Univ. Press, 1998, ch. 3.
- [22] A. T. Krishnan, V. Reddy, S. Chakravarthi, J. Rodríguez, S. John, and S. Krishnan, "NBTI impact on transistor & circuit: Models, mechanisms, and scaling effects [MOSFETs]," in *IEDM Tech. Dig.*, Dec. 2003, pp. 349–352.
- [23] M. Houssa, T. Nigam, P. W. Mertens, and M. M. Heyns, "Model for the current-voltage characteristics of ultrathin gate oxides after soft breakdown," *J. Appl. Phys.*, vol. 84, no. 8, pp. 4351–4355, Oct. 1998.
- [24] T. Nigam, S. Martin, and D. Abusch-Magder, "Temperature dependence and conduction mechanism after analog soft breakdown," in *Proc. IRPS*, Mar./Apr. 2003, pp. 417–423.

**Paul E. Nicollian** (M'86–SM'01) received the B.S. degree in physics from Pennsylvania State University, University Park, PA, USA, in 1983, the M.S. degree in physics from University of Texas, Dallas, TX, USA, in 1990, and the Ph.D. degree in electrical engineering from University of Twente, Enschede, The Netherlands, in 2007.

He joined Texas Instruments, Dallas, TX, USA in 1985 and is a Senior Member of the Technical Staff. His research is in dielectric reliability.

**Min Chen** (S'05–M'10) received the B.S. degree in electrical engineering from the Huazhong University of Technology and Science, Wuhan, China, in 1997, and the Ph.D. degree in electrical engineering from Arizona State University, Tempe, AZ, USA, in 2010.

He was formerly with Texas Instruments, Dallas, TX, USA. He joined Qualcomm, San Diego, CA, USA, in 2013, where he works on advanced sensor systems for low power mobile designs.

**Yang Yang** (S'07–M'12) received the B.S. degree in electrical engineering from Beihang University, Beijing, China, in 2004, and the Ph.D. degree in electrical engineering from George Mason University, Fairfax, VA, USA, in 2010.

He has been with Texas Instruments, Dallas, TX, USA, since 2011. He was involved in compact modeling for advanced CMOS technologies, and is currently involved in ESD solutions for analog circuits in the Analog Technology Development Department.

**Cathy A. Chancellor** (M'81) received the B.S. degree in electronics engineering technology from the University of Arkansas, Little Rock, AR, USA, in 1983.

She joined Texas Instruments, Dallas, TX, USA, in 1985, and is currently a Member of the Group Technical Staff with the Analog Technology Development Reliability Group. She is responsible for reliability testing of TI's analog technologies.

**Vijay K. Reddy** (SM'10) received the Ph.D. degree from the University of Texas, Austin, TX, USA, in 1994.

He joined Texas Instruments, Dallas, TX, USA, in 1994, and is currently a Distinguished Member of the Technical Staff with the Embedded Processing Technology Development Department.