



IEEE Dallas Circuits and Systems Conference, 2015
Southern Methodist University
October 12-13, 2015

A Low-Power Switched-Capacitor Passive Sigma-Delta Modulator

Angsuman Roy and R. Jacob Baker

University of Nevada, Las Vegas



A Brief Roadmap

- Motivation for Low-Power SC Σ - Δ Modulators
- Review of Basic Σ - Δ Modulators
- Proposed Topology
- Integrated Circuit Design
- Test Results

Motivation for This Work


Market Need for Low Power Σ - Δ ADCs

- IoT and Mobile Devices
- Σ - Δ ADCs on the Newest Processes May Need to be Passive

Support for Older CMOS Processes


- This Σ - Δ Modulator is Implemented in 500 nm CMOS
- Still Room for Improvement in Older Processes
- Older Processes are Popular for Medical and Automotive Applications

Review of Basic Σ - Δ Modulators




Generally, Σ - Δ modulators use an active integrator to keep the voltage swing on the integrator's input to a minimum (ideally zero).

Simplest 1st Order Σ - Δ Modulator



$$v_{out} = \underbrace{\frac{1}{1 + sRC}}_{\text{STF}} \cdot v_{in} + \underbrace{\frac{sRC}{1 + sRC}}_{\text{NTF}} \cdot V_{Qe} + \underbrace{\frac{-2}{1 + sRC}}_{\text{DT (distortion term)}} \cdot v_{int}$$

Proposed 2nd Order Σ - Δ Topology




STF

NTF


DT (distortion term)

$$v_{out} = \underbrace{\frac{1 + sR_2C_2}{1 + sR_2C_2 + sR_1C_1}}_{\text{STF}} \cdot v_{in} + \underbrace{\frac{s(sR_1C_1R_2C_2 + R_1C_1)}{1 + sR_1C_1 + s^2R_1C_1R_2C_2}}_{\text{NTF}} \cdot V_{qe} + \underbrace{\frac{1}{1 + sR_1C_1 + (1 + sR_2C_2)}}_{\text{DT (distortion term)}} \cdot v_{int}$$

Integrated Circuit Implementation Block Diagram




Low Power Comparator Design






Cross-Coupled Latch

S-R Latch


Inverters




Design of Non-Overlapping Clock Generator



Switched Capacitor Filter



↔
CT to SC




Transmission Gates Used as Switches

- NMOS and PMOS Devices are Minimum Size
- $W/L = 1.8\mu/0.6\mu$


Design is Parasitic Sensitive

- Slight Gain Error Introduced
- Trade Off for Lower Power

Fabricated Chip in 500 nm C5 Process



Complete Chip with Multiple Test Structures




Proposed Σ - Δ Modulator

Chips were Fabricated with the MOSIS Service

Test Results

Peak SNDR of 57.6 dB



6.75 μ W
2.5V VDD
2.7 μ A
@ 1 MHz Clock

Test Conditions

Digital output was filtered using a 2nd order passive RC filter.

For each test point filter bandwidth was set to 6X input frequency.

Clock frequency was adjusted to maintain the same OSR.

Comparison to Other Works

Parameter	Proposed 2 nd -Order SC Σ - Δ Modulator (this work)	2 nd -Order SC Σ - Δ Modulator in [4]	3 rd -Order SC Σ - Δ Modulator in [5]
Process	500 nm	90 nm	130 nm
Resolution (ENOB)	9.3 bits	10.48 bits	12.3 bits
Signal Bandwidth	3 KHz	10 KHz	20 KHz
Clock Frequency	1.024 MHz	1.28 MHz	3.2 MHz
Power Consumption	6.75 μ W @ 2.5 V	17.14 μ W @ 1 V	63 μ W @ 0.4 V
FOM	1.78 pJ/step	0.60 pJ/step	0.31 pJ/step

[4] Hsu, C. H., Tang, K. T., "A 1V Low Power Second-Order Delta-Sigma Modulator for Biomedical Signal Application," *Engineering in Medicine and Biology Society (EMBC), 2013 35th Annual International Conference of the IEEE, pp.2008-2011,*, July 2013

[5] Yoon, Y., Choi, D., Roh, J., " A 0.4-V 63- μ W 76.1-dB SNDR 20-kHz Bandwidth Delta-Sigma Modulator Using a Hybrid Switching Integrator," *IEEE Journal of Solid-State Circuits, vol. no.99, pp.1-12*