Improved Performance of Communication Sub System of System-on-Chip

M. Chennakesavulu¹ · T. Jayachandra Prasad² · V. Sumalatha³

¹ Research Scholar, Dept of Electronics and Communication Engineering, JNTUA College of Engineering, JNTUA, Ananthapuramu, Working at RGMCET, Andhra Pradesh, India. Pin: 515001.

² Professor, Dept of Electronics and Communication Engineering, RGMCET, JNTUA, Nandyal, Andhra Pradesh, India. Pin: 518501.

³ Professor, Dept of Electronics and Communication Engineering, JNTUA College of Engineering, JNTUA, Ananthapuramu, Andhra Pradesh, India. Pin: 515001.

(Email: Chennakesava282@gmail.com)

Abstract-System on Chip (SoC) has provided many advantages, but also many design challenges. Network on Chip (NoC) has developed to solve the problems associated with communication requirements in SoC. Contribution of power dissipation of communication requirements is much greater than the remaining requirements of the SoC. As technology scales down, interconnects are becoming more power hungry in NoC. The power dissipation of interconnects is directly proportional to switching activity factor of interconnects, capacitance, operating voltage and frequency. Operating voltage, frequency and capacitances are technology dependent. Switching activity is the one, which is technology independent. Switching activity of interconnects only depends on data patterns which are travelling on interconnects. Hence, in this paper an attempt has made to reduce the switching activity of interconnect using data encoding techniques. The proposed data encoding techniques are general and transparent with respect to the underlying NoC fabric. Experiments have been carried out with 8-bit, 16-bit, 32-bit and 64-bit data sizes to study the performance of the proposed data encoding techniques. Experimental results show that the proposed data encoding techniques have provided better performance efficiency in terms of Energy, Delay and Energy-Delay-Product (EDP) with less area overhead.

Keywords— Switching activity, Data encoding, Low power, System on Chip (SoC).

I. INTRODUCTION

Recent trends in ultra-deep submicron meter era have resulted in high performance and power efficient logic blocks, but less performed and high power consuming interconnects [11]. In fact, interconnects are consuming the 50% of the total dynamic power dissipation in current technologies, and this expected to rise to 65%-80% over the next several years [21]. Global interconnect length does not scale with smaller transistors and local wires. Chip measure remains generally steady in light of the fact that the chip work keeps on expanding and RC delay increments exponentially. SoC design methodologies are providing the ability to integrate more and more cores in single silicon die, but the same ability of SoC has faced the challenge as to provide the reliable communication among the number of cores [28]. Network on Chip (NoC) is emerging as a design paradigm to address the scalability and reliability issues of SoC [4].

In recent times, the on-chip communication problems are as more relevant as, and in some instances greater relevant than, the computational associated problems [4]. In fact. the communication subsystem increasingly more influences the conventional design along with cost, performance, power goals. dissipation, energy consumption and reliability. As technology shrinks, an ever more tremendous fraction of the whole power budget of the complex many-core SoC is because of the communication subsystem.

In this paper, we focus on strategies aimed toward lowering the power dissipated with the aid of the network links. In reality, the power dissipated through the network links is as applicable as that dissipated by routers and network interfaces (NIs) and their contribution is predicted to boom as generation scales [14]. Particularly, we present a set of data encoding schemes working at flit level and on an endto-end basis, which permits us to limit both the selfswitching activity and the coupling switching activity on interconnects of the routing paths traversed by the packets. The proposed data encoding schemes are transparent to router implementation. Moreover, data encoding techniques have assessed by using simulation on various flit sizes. The evaluation takes into consideration numerous factors and metrics of the design, including overhead area and delay of proposed data encoding techniques, efficiency in terms of switching activity, energy consumption, and delay of interconnects. The outcome shows that the proposed data encoding techniques have provided better performance.

The rest of this paper has organized as follows. We briefly discuss the related works in section II, while section III provides detailed description of the proposed data encoding schemes. In section IV, the results for the proposed data encoding schemes in all aspects and those have analyzed and compared with different techniques. Eventually, this paper has concluded in section V.

II. RELATED WORKS AND CONTRIBUTIONS

Within the subsequent several years, the provision of chips with one thousand cores is foreseen [29]. In these chips, a significant fraction of the entire system power dissipation is via interconnection networks. Consequently, the design of power-efficient interconnection networks have been the point of interest of many works published within the literature handling NoC architectures. These works give to the unique components of attention the interconnected networks inclusive of routers, NIs, and links. Due to the fact that the point of interest of this paper is on decreasing the power dissipated by means of the links, in this section, we briefly evaluating a number of the works within the vicinity of link power reduction. These encompass the strategies that employ shielding [27], [10], growing line-to-line spacing [16], [1], and repeater insertion [3]. All of them increase the chip area. The data-encoding scheme is some other approach that employed to reduce the link power dissipation. The data encoding techniques have classified into two categories. In the first category, encoding techniques give attention to reducing the power because of self-switching activity of individual bus lines, even as ignoring the power dissipation due to their coupling switching activity. In this category, bus invert (BI) [25] and INC-XOR [22] were proposed for the case that random data patterns are transmitted through these lines. On the other hand, gray code [26], T0 [5], working-zone encoding [17], and T0-XOR [9] have advised in the case of correlated data patterns. Application-specific techniques have additionally been proposed in [6], [7], [2], [24], [31].

This category of encoding is not always appropriate to be carried out within the deep submicron meter technology nodes where the coupling capacitance constitutes a main part of the entire interconnect capacitance. Due to this reason, the power consumption because of the coupling switching activity to come to be a massive fraction of the overall link power consumption, making the fore mentioned strategies. which ignore such contributions, inefficient [19]. The works within the second category concentrate on decreasing power dissipation via the reduction of the coupling switching [1], [31], [19], [15], [20], [13], [23], [12], [30], [8]. Among those schemes [1], [15], [20], [13], [23], [12], the switching activity has decreased the use of many extra control lines. As an instance, the data bus width grows from 32 to 55 in [15]. The strategies proposed in [30] and [8] have a smaller quantity of control lines, however the complexity in their decoding logic is excessive. The approach defined in [30] is as follows: first, the data are each odd inverted and even inverted, after which transmission has carried out the usage of the sort of inversion that reduces greater the switching activity.

The scheme provided in [13] handled decreasing the coupling switching. On this approach, a complicated encoder counts the wide variety of Type I transitions with a weighting coefficient of one and the number of type II transitions with the weighting coefficient of two. If the quantity is greater than 1/2of the link width, the inversion can do. Further to the complicated encoder, the approach most effective works at the patterns whose full inversion results in the link power reduction at the same time as not thinking about the patterns whose full inversions may additionally cause higher link power consumption. Consequently, the link power reduction done through this approach is not always as large as it is able to be. This scheme has based totally at the hop-by-hop approach. In another coding technique provided in [20], bunches of 4 bits are encoded with five bits. The encoded bits had been isolated the use of shielding wires such that the incidence of the patterns "101" and "010" had been avoided. These manners, no simultaneous type II transitions in two adjacent pair bits have triggered. This approach successfully reduces the coupling switching activity. Despite the fact that the approach reduces the power consumption significantly and it will increase the data transfer time, hence the link energy consumption. This is because of the reality that for each 4 bits, six bits are transmitted which will increase the communication traffic. This approach also based on the hop-by-hop technique. A coding approach that reduces the coupling switching activity by taking the benefit of end-to-end encoding for wormhole switching has provided in [19] and it decreases the coupling switching activity by removing only type II transitions. In [18], three schemes presented based on power models of normal data, odd inverted data, even inverted data and fully inverted data.

In this paper, we proposed three data encoding schemes which are named as Normal/Odd inversion by considering the Self and Coupling transitions (NOSC), Full/Normal/Odd inversion by considering the Self and Coupling transitions (FNOSC) and Odd/Even/Full/Normal inversion by considering the Self and Coupling transitions (OEFNSC).

III. PROPOSED ENCODING SCHEMES

In this section, we present the Overview of the proposed data encoding techniques and detail description of the proposed encoding scheme whose intention is to reduce power dissipation by means of minimizing the coupling transition activities at the links of the interconnection network.

A. Overview of the proposed data encoding techniques



Fig.1 (a) Encoder (b) Decoder

Self and Coupling switching activities are the main source for power dissipation of interconnects. Therefore, proposed data encoding schemes aimed to reduce both the self and coupling activity factors. Fig.1 shows the general encoder and decoder blocks. Let us first depict the power model that contains distinctive elements of energy dissipation of interconnects. The dynamic power dissipation by the interconnects is

$$P_{dyn} = \frac{1}{2} \{ \alpha_s (C_s + C_L) + \alpha_c C_c \} * V_{DD}^2 * F_{CLK}$$
(1)

Where α_s is the self-switching activity, α_c is the coupling switching activity, C_s is substrate capacitance, C_L is load capacitance, C_C is the coupling capacitance between two adjacent interconnects, V_{DD} is the supply voltage, and F_{CLK} is the operating clock frequency. Coupling transitions have classified as Type-I, Type-II, Type-III, and Type-IV in two wire models [13]. Type-I coupling transitions are happening when one of the interconnect switches and other interconnect remains same. Type-II coupling transitions are happening when two interconnects are switched simultaneously in opposite. Type-III coupling transitions are happening when two interconnects switched simultaneously on it. Type-IV coupling transitions are happening when two interconnects are not switches. The effective switched capacitance between the two adjacent interconnects varies from type to type, and hence the coupling switching activity α_c is a weighted sum of different types as shown in eqn (2)

$$\alpha_C = W_1 T_1 + W_2 T_2 + W_3 T_3 + W_4 T_4 \tag{2}$$

Where W_1 is the weight of the Type-I coupling transitions and it is equal to one, W_2 is the weight of Type-2 coupling transitions and it is equal to two, W_3 and W_4 are the weights of Type-III and Type-IV respectively and these equal to zero. Hence, Equation 2 becomes

$$\alpha_c = T_1 + 2T_2 \tag{3}$$

Therefore, Equation 1 becomes

$$P_{dym} = \frac{1}{2} \{ \alpha_s (C_s + C_L) + (T_1 + 2T_2)C_C \} * V_{DD}^2 * F_{CLK}$$
(4)

 C_L is negligible as compared to C_S , so Equation 4 becomes

$$P_{dyn} = \frac{1}{2} \{ \alpha_s C_s + (T_1 + 2T_2)C_c \} * V_{DD}^2 * F_{CLK}$$
(5)

Therefore $P_{dyn} \alpha \{ \alpha_s C_s + (T_1 + 2T_2)C_c \}$. Here, three schemes named as Normal/Odd inversion by considering the self and coupling transitions (NOSC), Full/Normal/Odd inversion by considering the self and coupling transitions (FNOSC) and Odd/Even/Full/Normal inversion by considering the self and coupling transitions (OEFNSC).

B. NOSC data encoding technique

NOSC data encoding techniques is modified version of scheme-I that proposed in [18]. In this technique, first we have calculated self transitions and coupling transitions for normal data pattern and odd positional inverted data pattern to be transmitted. Pattern which gives the less number of transitions has selected to transmit.

C. FNOSC data encoding technique

FNOSC data encoding techniques is modified version of the scheme-II that proposed in [18]. In this technique, first we have calculated self-transitions and coupling transitions for normal data pattern, odd positional inverted data pattern to be transmitted and fully inverted data pattern to be transmit. Pattern which gives the less number of transitions has selected to transmit.

D. OEFNSC data encoding technique

OEFNSC data encoding techniques is modified version of scheme-III that proposed in [18]. In this technique, first we have calculated self-transitions and coupling transitions for normal data pattern, odd positional inverted data pattern to be transmitted, even positional inverted data pattern to be transmitted and fully inverted data pattern to be transmit. Pattern which gives the less number of transitions has selected to transmit.

IV. RESULTS

In this section, performance of proposed data encoding schemes is analysed in terms of the average efficiency of self-transition, Type-I coupling transition, Type-2 coupling transition, total coupling transition, total transition, energy of interconnects, delay and energy delay product. 1000-input vectors, 2000-input vectors, 5000-input vectors and 10000-input vectors with different data sizes as the 8-bit, 16-bit, 32-bit and 64bit are considered to analyse the performance of proposed data encoding schemes. Table 1 show the Type-1 and Type-2 Coupling transitions for 10000 input vectors with data size of 8-bit, 16-bit, 32-bit and 64-bit. Table 2 shows the Self and Total transitions for 10000 input vectors with data size of 8-bit, 16-bit, 32-bit and 64-bit.

Fig.2(a) describes the average self-transition efficiency. NOSC data encoding scheme provides average self-transition efficiency as 9.66%, 6.07%, 11.12% and 3.92%, FNOSC data encoding scheme provides average self-transition efficiency as 23.41%, 18.29%, 11.82% and 5.07% and OEFNSC data encoding scheme provides average self-transition efficiency as 51.21%, 23.67%, 15.62% and 7.39% for 8bit, 16-bit, 32-bit and 64-bit respectively. Fig.2 (b) describes the average Type-1 coupling transition efficiency. NOSC data encoding scheme provides average Type-1 coupling transition efficiency as -14.87%, 2.06%, 6.99% and 3.05%. FNOSC data encoding scheme provides average Type-1 coupling transition efficiency as 7.17%, 8.11%, 10.76% and 5.53%. OEFNSC data encoding scheme provides average Type-1 coupling transition efficiency as 14.94%, 10.21%, 9.93% and 6.46% for 8-bit, 16-bit, 32bit and 64-bit respectively. Fig.2(c) describes the average Type-2 coupling transition efficiency. NOSC data encoding scheme provides average Type-2 coupling transition efficiency as 83.03%, 69.78%, 58.03% and 63.62%, FNOSC data encoding scheme provides average Type-2 coupling transition efficiency as 89.66%, 72.83%, 56.98% and 64.85% and OEFNSC data encoding scheme provides average Type-2 coupling transition efficiency as 97.79%, 81.82%, 73.42% and 72.09% for 8-bit, 16-bit, 32-bit and 64-bit respectively. Fig.2 (d) describes the average total coupling transition efficiency. NOSC data encoding scheme provides average total coupling transition efficiency as 53.09%, 37.06%, 29.99% and 31.32%, FNOSC data encoding scheme provides average total coupling transition efficiency as 64.43%, 41.55%, 31.58% and 33.21% and OEFNSC data encoding scheme provides average total coupling transition efficiency as 72.45%, 47.22%, 38.53% and 37.08% for 8-bit, 16-bit, 32-bit and 64-bit respectively. Fig.2 (e) describes the average total transition efficiency. NOSC data encoding scheme provides average total transition efficiency as 43.11%. 29.97%, 25.91% and 25.33% , FNOSC data encoding scheme provides average total transition efficiency as 55.02%, 36.23%, 27.31% and 27.06% and OEFNSC data encoding scheme provides average total transition efficiency as 67.57%, 41.83%, 33.58% and 30.59% for

8-bit, 16-bit, 32-bit and 64-bit respectively. Efficiency of interconnects with proposed data encoding techniques in terms of Energy, Delay and Energy-Delay-Product (EDP) is analyzed in 45nm technology. Fig.4 describes the Energy, Delay and Energy-Delay-Product efficiency of data encoding schemes. NOSC data encoding scheme provides energy efficiency as 49.22%, 34.31%, 28.42% and 29.02%, FNOSC data encoding scheme provides energy efficiency as 60.79%, 39.49%, 29.94% and 30.85% and OEFNSC data encoding scheme provides energy efficiency as 70.56%, 45.13%, 36.63% and 34.59% for 8-bit, 16-bit, 32-bit and 64-bit respectively.

NOSC data encoding scheme provides delay efficiency as 63.36%, 46.23%, 37.09% and 39.71%, FNOSC data encoding scheme provides delay efficiency as 73.09%, 50.31%, 38.01% and 41.44% and OEFNSC data encoding scheme provides delay efficiency as 81.15%, 56.91%, 47.37% and 46.19% for 8-bit, 16-bit, 32-bit and 64-bit respectively. Fig.5 describes the Energy-Delay-Product (EDP) efficiency of data encoding schemes. NOSC data encoding scheme provides EDP efficiency as 81.39%, 64.68%, 54.96% and 57.21%, FNOSC data encoding scheme provides EDP efficiency as 89.45%, 69.94%, 56.57% and 59.5% and OEFNSC data encoding scheme provides EDP efficiency as 94.45%, 76.35%, 66.64% and 64.8% for 8bit, 16-bit, 32-bit and 64-bit respectively. From the all results, we can conclude that NOSC data encoding technique has provided better performance than the Scheme-1[18], FNOSC data encoding technique has provided better performance than the Scheme-2 [18] and OEFNSC data encoding technique has provided better performance than the Scheme-3 [18]. Among the six data encoding techniques, OEFNSC provided better performance in all aspects.

Table 1(a) Type-1 coupling transitions for 10000 input vectors with

data size of 8-bit, 10-bit, 52-bit and 64-bit.				
METHOD	TYPE-1 COUPLING TRANSITIONS			
	8-BIT	16-BIT	32-BIT	64-BIT
UNCODED	22416	63823	150081	282236
SCH-1	37156	77069	147793	308125
SCH-2	29980	71341	146511	308730
SCH-3	22784	60968	135648	271791
NOSC	25767	62634	139775	274706
FNOSC	20819	58892	134449	267748
OEFNSC	19089	57735	135651	264910

Table 1(b) Type-2 coupling transitions for 10000 input vectors with data size of 8-bit, 16-bit, 32-bit and 64-bit.

METHOD	TYPE-2 COUPLING TRANSITIONS			
METHOD	8-BIT	16-BIT	32-BIT	64-BIT
UNCODED	50868	67824	122662	245724
SCH-1	11970	30768	64932	132832
SCH-2	12604	31386	78730	136612
SCH-3	7426	23360	34924	67970
NOSC	8626	20570	52190	89162
FNOSC	5280	18534	53578	86450
OEFNSC	1146	12648	33024	68316

Table 2(a) Self transitions for 10000 input vectors with data size of 8bit, 16-bit, 32-bit and 64-bit.

bit, 10-bit, 52-bit and 04-bit.				
METHOD	SELF TRANSITIONS			
	8-BIT	16-BIT	32-BIT	64-BIT
UNCODED	21841	39026	75097	147492
SCH-1	19681	38113	69016	144877
SCH-2	15115	34027	70733	143740
SCH-3	18289	36223	72273	147684
NOSC	19717	36662	66762	141588
FNOSC	16712	31951	66110	140128
OEFNSC	10659	29795	63672	136956

Table 2(b) Total transitions for 10000 input vectors with data size of 8-bit, 16-bit, 32-bit and 64-bit.

METHOD	TOTAL TRANSITIONS			
METHOD	8-BIT	16-BIT	32-BIT	64-BIT
UNCODED	95125	170673	347840	675452
SCH-1	68807	145950	281741	585834
SCH-2	57699	136754	295974	589082
SCH-3	48499	120551	242845	487445
NOSC	54110	119866	258727	505456
FNOSC	42811	109377	254137	494326
OEFNSC	30894	100178	232347	470182



(a)









(e)

Fig.2 Average transition efficiency of various data encoding schemes for data sizes of 8-bit, 16-bit, 32-bit, and 64-bit (a) self-transition efficiency (b) Type-1 coupling transition efficiency (c) Type-2 coupling transition efficiency (d) Total coupling transition efficiency.



Fig.4: Energy, Delay, and Energy-Delay-Product (EDP) efficiency of data encoding techniques for 8-bit, 16-bit, 32-bit and 64-bit

V. CONCLUSIONS

In this paper, proposed data encoding techniques are independent of type of interconnect used and application handled of communication subsystem in SoC. Hence, these data encoding techniques are applicable to any type of interconnects to reduce the dynamic power dissipation of interconnects. The proposed schemes is to reduce not only the self-switching activity, but also the coupling switching activity that is especially liable for link energy dissipation in the deep sub-micron meter technology regime as compared to the previous encoding schemes proposed in the literature. An extensive assessment has accomplished to evaluate the impact of proposed data encoding schemes. Proposed data encoding techniques have provided better performance in all aspects with slight penalty of overhead.

REFERENCES

[1] R. Ayoub and A. Orailoglu, "A unified transformational approach for reductions in fault vulnerability, power, and crosstalk noise and delay on processor buses," in Proc. Design Autom. Conf. Asia South Pacific, vol. 2. Jan. 2005, pp. 729–734.

[2] G. Ascia, V. Catania, M. Palesi, and A. Parlato, "Switching activity reduction in embedded systems: A genetic bus encoding approach," IEE Proc. Comput. Digit. Tech., vol. 152, no. 6, pp. 756–764, Nov. 2005.

[3] K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," IEEE Trans. Electron Devices, vol. 49, no. 11, pp. 2001–2007, Nov. 2002.

[4] L. Benini and G. De Micheli, "Networks on chips: A new SoC paradigm," Computer, vol. 35, no. 1, pp. 70–78, Jan. 2002.

[5] L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems," in Proc. 7th Great Lakes Symp. VLSI, Mar. 1997, pp. 77–82.

[6] L. Benini, G. De Micheli, E. Macii, M. Poncino, and S. Quer, "Power optimization of core-based systems by address bus encoding," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 6, no. 4, pp. 554–562, Dec. 1998.

[7] L. Benini, A. Macii, M. Poncino, and R. Scarsi, "Architectures and synthesis algorithms for power-efficient bus interfaces," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 9, pp. 969–980, Sep. 2000.

[8] C. P. Fan and C. H. Fang, "Efficient RC low-power bus encoding methods for crosstalk reduction," Integr. VLSI J., vol. 44, no. 1, pp. 75–86, Jan. 2011.

[9] W. Fornaciari, M. Polentarutti, D. Sciuto, and C. Silvano, "Power optimization of system-level address buses based on software profiling," in Proc. 8th Int. Workshop Hardw. Softw. Codesign, May 2000, pp. 29–33.

[10] M. Ghoneima, Y. I. Ismail, M. M. Khellah, J. W. Tschanz, and V. De, "Formal derivation of optimal active shielding for low-power on-chip buses," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 5, pp. 821–836, May 2006.

[11] International Technology Roadmap for Semiconductors. (2011) [Online]. Available: <u>http://www.itrs.net</u>

[12] Z. Khan, T. Arslan, and A. T. Erdogan, "Low power system on chip bus encoding scheme with crosstalk noise reduction capability," IEEE Proc. Comput. Digit. Tech., vol. 153, no. 2, pp. 101–108, Mar. 2006.

[13] K. W. Ki, B. Kwang Hyun, N. Shanbhag, C. L. Liu, and K. M. Sung, "Coupling-driven signal encoding scheme for low-power interface design," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, Nov. 2000, pp. 318–321.

[14] S. E. Lee and N. Bagherzadeh, "A variable frequency link for a poweraware network-on-chip (NoC)," Integr. VLSI J., vol. 42, no. 4, pp. 479–485, Sep. 2009.

[15] C. G. Lyuh and T. Kim, "Low-power bus encoding with crosstalk delay elimination," IEE Proc. Comput. Digit. Tech., vol. 153, no. 2, pp. 93–100, Mar. 2006.

[16] L. Macchiarulo, E. Macii, and M. Poncino, "Wire placement for crosstalk energy minimization in address buses," in Proc. Design Autom. Test Eur. Conf. Exhibit., Mar. 2002, pp. 158–162.

[17] E. Musoll, T. Lang, and J. Cortadella, "Working-zone encoding for reducing the energy in microprocessor address buses," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 6, no. 4, pp. 568– 572, Dec. 1998.

[18] Nima Jafarzadeh, Maurizio Palesi, Ahmad Khademzadeh and Ali Afzali-Kusha, "Data Encoding Techniques for reducing Energy Consumption in Network-on-chip," IEEE Trans.VLSI systems., vol.22,no.3,pp. 675-684, Mar.2014.

[19] M. Palesi, G. Ascia, F. Fazzino, and V. Catania, "Data encoding schemes in networks on chip," IEEETrans. Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 5, pp. 774–786, May 2011.

[20] P. P. Pande, H. Zhu, A. Ganguly, and C. Grecu, "Energy reduction through crosstalk avoidance coding in NoC paradigm," in Proc. 9th EUROMICRO Conf. Digit. Syst. Design Archit. Methods Tools, Sep. 2006, pp. 689–695.

[21] M. S. Rahaman and M. H. Chowdhury, "Crosstalk avoidance and errorcorrection coding for coupled RLC interconnects," in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 141–144.

[22] S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data busses," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 7, no. 2, pp. 212–221, Jun. 1999.

[23] L. Rung-Bin, "Inter-wire coupling reduction analysis of businvert coding," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 7, pp. 1911–1920, Aug. 2008.

[24] R. Siegmund, C. Kretzschmar, and D. Muller, "Adaptive Partial Businvert encoding for power efficient data transfer over wide system buses," in Proc. 13th Symp. Integr. Circuits Syst. Design, Sep. 2000, pp. 371–376.

[25] M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 3, no. 1, pp. 49–58, Mar. 1995.

[26] C. L. Su, C. Y. Tsui, and A. M. Despain, "Saving power in the control path of embedded processors," IEEE Design Test Comput., vol. 11, no. 4, pp. 24–31, Oct.–Dec. 1994.

[27] A. Vittal and M. Marek-Sadowska, "Crosstalk reduction for VLSI," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 16, no. 3, pp. 290–298, Mar. 1997.

[28] W. Wolf, A. A. Jerraya, and G. Martin, "Multiprocessor systemon-chip MPSoC technology," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 10, pp. 1701–1713, Oct. 2008.

[29] D. Yeh, L. S. Peh, S. Borkar, J. Darringer, A. Agarwal, and W. M. Hwu, "Thousand-core chips roundtable," IEEE Design Test Comput., vol. 25, no. 3, pp. 272–278, May–Jun. 2008.

[30] Z. Yan, J. Lach, K. Skadron, and M. R. Stan, "Odd/even bus invert with two-phase transfer for buses with coupling," in Proc. Int. Symp. Low Power Electron. Design, 2002, pp. 80–83.

[31] S. Youngsoo, C. Soo-Ik, and C. Kiyoung, "Partial bus-invert coding for power optimization of application-specific systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 2, pp. 377–383, Apr. 2001.