

Research Article

Design of Reversible Comparator using Reversible Gates with Encoding Technique

K. Abikayal, A. Sriram

Department of Electronics and Communication Engineering, Arasu Engineering College, Kumbakonam - 612501. India.

*Corresponding author's e-mail: abikadhirvel@gmail.com

Abstract

Reversible logic has an alternate design technique to a conventional logic resulting in low power consumption and circuit delay. Comparators are a key element in most digital systems. In this project, 4-bit comparator based on priority encoder circuit is designed. Reversible logic gates performed the multiple operations in a single unit. This design consist mainly the feyaman gates. It is one type of reversible logic gates. The reversibility recovers bits loss from the designated input-output mapping and its applications have spread in various technologies like quantum computing nanotechnology and low power design. The 4-bit comparator using reversible gates to reduce optimization parameters like number of constant inputs, garbage outputs and quantum cost is verified by using Xilinx ISE software.

Keywords: Reversible logic; Comparators; Priority encoders; Logical delay path; Quantum cost; Low power.

Introduction

The reversible circuits (gates) that have one to-one mapping between vectors of inputs and outputs; thus the vector of input states can be always reconstructed from the vector of output states. Rolf Landauer, 1961. Whenever we use a logically irreversible gate we dissipate energy into the environment [1]. The loss of information is associated with laws of physics requiring that one bit of information lost dissipates kTln(2) of energy, where k is Boltzmann' constant and T is the temperature of the system. Interest in reversible computation arises from the desire to reduce heat dissipation [2].

Later Bennett, in 1973, showed that these kTln(2) joules of Energy dissipation in a circuit can be avoided if it is constructed using reversible logic circuits [3]. A reversible logic gate is an n-input, n-output logic device with one-to-one mapping. This helps to determine the outputs from the inputs but also the inputs can be uniquely recovered from the outputs. Specifically, the fundamentals of reversible computing are based on the relationship between entropy, heat transfer between molecules in a system, the probability of a quantum particle occupying a particular state at any given time, and the quantum electrodynamics between electrons when they are in close proximity [4]. One of the emerging applications of reversible logic is in quantum computers.

A quantum computer consists of quantum logic gates [5]. The quantum logic gates perform elementary unitary operation on one, two or more two- state quantum systems called qubits [6]. In quantum computing qubit represents the elementary unit of information corresponding to the classical bit value 0 and 1 [7]. Any unitary operation is reversible in nature and hence computers must be built from quantum reversible logical components [8]. An important constraint present on the design of a reversible logic circuit using reversible logic gate is that fan-out is not allowed. A reversible circuit should be designed using minimum number of reversible gates [9]. One key requirement to achieve optimization is that the designed circuit must produce minimum number of garbage outputs; also they must use minimum number of constant input [10].

Research methodology

Basic reversible gates

Reversible logic

The reversible logic operations do not erase (lose) information and dissipate very less

heat. Thus, reversible logic is likely to be in demand in high speed power aware circuits. Reversible circuits are of high interest in low optical computing, power CMOS design, quantum computing and nanotechnology. The most prominent application of reversible logic lies in quantum computers. A quantum computer can be viewed as a quantum network composed of quantum logic gates or circuits; each gate performs an elementary unitary operation on one, two or more two-state quantum systems called qubits. Each qubit represents an elementary unit of information corresponding to the classical bit values 0 and 1. The quantum networks cannot be directly deduced from their classical Boolean counterparts which are clearly irreversible. Thus, quantum arithmetic must be built from reversible logic components. The reversible logic gate or circuit is a n-input noutput logic function in which there is a one-toone correspondence between the inputs and the outputs. Because of this objective mapping the input vector can be uniquely determined from the output vector. This prevents the loss of information which is the root cause of power dissipation in irreversible logic circuits.

Reversible comparator using reversible gate

Reversible logic has the feature to generate one to one correspondence between its input and output. As a result no information is lost in reversible logic and zero power dissipation

would be achieved only if the network consists of reversible gates. Synthesis of reversible logic is more complicated than irreversible one as it imposes many design constraints. A reversible circuit therefore should have the following attributes: Since garbage outputs are not used as primary outputs so any realization technique should keep garbage as minimum as possible. Each reversible gate has a particular quantum cost so any realization technique should keep the number of reversible gates as minimum as possible. Input lines that are either 0 or 1 known as constant inputs should be as minimum as Various possible. reversible comparator architectures have been proposed which are aimed at reducing the delay and the quantum cost of the circuit.

The present work proposed two new reversible designs which use the concept of priority encoding, and also modifications to the existing designs for optimizing the quantum cost and delay. The use of negative control lines in a Toffoli gate is explored in the designs; as a result the designs proposed in this work use only the standard reversible gates for which the synthesis algorithms are available in literature (Table 1). The proposed priority encoding based designs are based on the techniques described. These designs significantly reduce the delay and quantum cost when compared to the existing serial and equations based designs.



Fig. 1. Reversible gates

Priority encoder

A priority encoder is a circuit or algorithm that compresses multiple binary inputs into a smaller number of outputs. The output of a priority encoder is the binary representation of the original number starting from zero of the most significant input bit. They are often used to control interupts requests by acting on the highest priority encoder. If two or more inputs are given at the same time, the input having the highest priority will take. An example of a single bit 4 to 2 encoder, where highest-priority inputs are to the left and "x" indicates an irrelevant value - i.e. any input value there yields the same output since it is superseded by higher-priority input. The output V indicates if the input is valid.

Results and discussion

4 bit Reversible comparators

Fig. 2 shows the 4 bit reversible comparators. it consist of 3 types of reversible gates BJN gates, Toffili gates, Tr gates this type of gates mainly used to reduce the power quantum cost and delay.



Fig. 2. Output waveform of 4 bit reversible comparator

4 bit Reversible comparator using Reversible gates using priority Encoding technique

Fig. 3 shows we propose two new reversible designs which use the concept of priority encoding, and also modifications to the existing designs for optimizing the quantum cost and delay. The use of negative control lines in a Toffoli gate, tr gate, Bvf gates are explored in the designs; as a result the designs proposed in this work use only the standard reversible gates for which the synthesis algorithms are available in literature. The proposed priority encoding based designs are based on the techniques described. These designs significantly reduce the delay and quantum cost when compared to the existing serial, clock based comparators and equation based designs.

Conclusions

The main idea of this project is to introduce the low power and high performance 4-bit reversible comparator. This 4-bit reversible comparator is based on reversible logic gates with priority encoding technique. The proposed design of reversible comparator consist of feyaman gate, toffili gate and, BJN gates. The proposed reversible comparator design compared with prior designs that result to optimized in number of constant inputs, number of garbage outputs and quantum cost, power reduction and delay. These circuits are designed in verilog and verified using xilinx ISE software. This can be used for various low power and applications.

								1,177.637 ns
Name	Value		1,080 ns	1,100 ns	1,120 ns	1,140 ns	1,160 ns	1,180 ns
► 🖬 a[4:1]	1111		1	1	1111	<u></u>	<u></u>	
out[4:1]	1111				1111			
▶ ₩ b1[4:1]	0000				0000			
▶ ₩ b2[4:1]	0001				0001			
▶ ₩ b3[4:1]	0010				0010			
▶ 📑 b4[4:1]	0011				0011			
▶ ₩ b5[4:1]	0100				0100			
▶ 📑 b6[4:1]	0101				0101			
▶ 📑 b7[4:1]	0110				0110			
▶ 📑 b8[4:1]	0111	-			0111			
▶ 📑 b9[4:1]	1000				1000			
▶ 📑 b10[4:1]	1001				1001			
▶ 📑 b11[4:1]	1010				1010			
		X1: 1	1,177.637 ns					
								1,177.637 ns
Name	Value		1,080 ns	1,100 ns	1,120 ns	1,140 ns	1,160 ns	1,180 ns
▶ S b12[4:1]	1011				1011			
▶ ₩ b13[4:1]	1100				1100			
► ₩ 514[4:1]	1101				1101			
► ₩ 515(4,1)	1101	_			1101			
D15[4:1]	1110	_			1110			
D16[4:1]	1111				1111			
Lie sO	1							
ug s1	1							
52 s2	1							
s3	1							
54 st	1							
s5	1							
Vo s6	1							
1 .7	1							
		¥1+1	1 177 637 ps					
		A10.	1,177.037113					
								1,177.637 ns
Name	Value		1,080 ns	1,100 ns	1,120 ns	1,140 ns	1,160 ns	1,180 ns
s3	1							
s4	1							
s5	1							
1 € s6	1							
∐ _© s7	1							
\[s8	1							
Vio 59	1							
10 s10	1							
10 s11	1							
lie s12	1							
10 s13	1							
10 s14	1							
16 s15	1							
		X1: 1	1,177.637 ns					

Fig. 3. Various output waveforms of reversible comparator with priority encoding technique

Conflicts of Interest

References

Authors declare no conflict of interest.

[1] Dharani C, Ravi J . A Review of Low Power High Speed Flash ADC. International Journal of Innovative Research in Computer and Communication Engineering. 2016;4(10):17457-17461.

- [2] Anjaneyulu O, Pradeep T, Krishna Reddy CV. Design And Implementation Of Reversible Logic Based Bidirectional Barrel Shifter. IEEE Conference on Semiconductor Electronics, Kuala Lumpur, Malaysia: 2012. pp. 756-759.
- [3] Ashwini D, Srikar D. An Optimal Approach of Priority Encoding Based Reversible Comparators. International Journal of Innovative Research in Technology. 2016;3(7):206-210.
- [4] Ganguly A, Makerjee S. Implementation of 3 bit Flas Adc using Tunable Double Gate Mosfet. International Journal of Advanced Engineering and Global Technology. 2013;3(5):660-666.
- [5] Latha C, Praveen Kumar V. Design of Reversible Comparator with Priority Encoding using Verilog HDL. International Journal and Magazine of Technology Management and Research. 2016;3(7):181-187.

- [6] Ghosh K, Haque M. Design of Reversible Ternary Adder and Encoder Priority Encoder Circuits. IEEE International Conference on Communication And Signal Processing, 2016. pp. 6-8.
- [7] Nagamani AN, Manu S, Vinoth kumar A.
 Design of Priority Encoding Based Reversible Comparators. IEEE International Conference on Electron Devices and Solid State Circuits, 2015. pp. 490-494.
- [8] Sharma N, Manchanda R. Designing successive Approximation Register ADC by using Double Tail Comparator. International Journal of Scientific and Research. 2015;4(7):6-8.
- [9] Pratik Kumar B, Arthi S. Optimized Study of one bit Comparator using Reversible Logie Gates. International Journal of Research in Engineering and Technology. 2013;2(9):111-116.
- [10] Saleh AH, Ann GS, Behrooz P. Scalable Digital Cmos Comparator using a Parallel Prefix Tree. IEEE Transactions on Very Large Scale Integration Systems. 2012:21(11):108 -110.
