



4-Mbit (256K x 16) Static RAM

Part Number: DPA71041DV3302A

The DPA71041DV3302A is a high-performance CMOS Static RAM organized as 256K words by 16 bits.


Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte LOW Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O₀-I/O₇), is written into the location specified on the address pins (A₀-A₁₇). If Byte HIGH Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O₈-I/O₁₅) is written into the location specified on the address pins (A₀-A₁₇).

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte LOW Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ - I/O₇. If Byte HIGH Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₈ to I/O₁₅.

The input/output pins (I/O₀-I/O₁₅) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), the

- -55° to +125° operating temperature
- High speed
 - t_{AA} = 12 ns
- Low active power
 - I_{CC} = 95 mA @ 12 ns
- Low CMOS standby power
 - I_{SB2} = 15 mA
- Supply voltage
 - 3.3 V dc
- 2.0 V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with \overline{CE} and \overline{OE} features
- 44-pin SO ceramic flatpack, same footprint as 44-pin TSOP II
- Drop-in replacement for Cypress CYC1041DV33
- Custom packaging is available
- This product uses Cypress CY1041DV33 die and is tested to meet military and space operational environment requirements

Logic Block Diagram



Pin Configuration

