



8-Mbit (1M x 8) Static RAM

Part Number: DPA71059DV3302A

The DPA71059DV3302A02A is a high-performance CMOS static RAM organized as 1M words by 8 bits.


Writing to the device is accomplished by enabling the chip (by taking \overline{CE}_1 LOW and CE_2 HIGH) and Write Enable (\overline{WE}) inputs LOW.

Reading from the device is accomplished by enabling the chip (\overline{CE}_1 LOW and CE_2 HIGH) as well as forcing the Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH.

The Input/Output pins (I/O₀ through I/O₇) are placed in a high-impedance state when the device is deselected (\overline{CE}_1 LOW or CE_2 HIGH), the outputs are disabled (\overline{OE} HIGH), or during a Write operation (\overline{CE}_1 LOW, CE_2 HIGH, and \overline{WE} LOW).

- -55° to +125°C operating temperature
- High speed
 - $t_{AA} = 12 \text{ ns}$
- Low active power
 - $I_{CC} = 110 \text{ mA @ } 12 \text{ ns}$
- Low CMOS standby power
 - $I_{SB2} = 20 \text{ mA}$
- Supply voltage
 - 3.3 V dc
- 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with \overline{CE} and \overline{OE} features
- 54-pin SO ceramic flatpack, same footprint as 54-pin TSOP II
- Custom packaging is available
- This product uses Cypress CY7C1059DV33 die and is tested to meet military and space operational environmental requirements.

Logic Block Diagram



Pin Configuration

