A Review on Graphene Nano Ribbon Field Effect Transistors in VLSI Nano Technology Logical Circuits

Pankaj Chaudhary [1], Shikha Verma [2]
[1]*M.tech Scholar, ECE, L.R. Institute of Engineering and Technology, Solan, Himachal Pradesh, India*
[2]*Assistant Professor, ECE, L.R. Institute of Engineering and Technology, Solan, Himachal Pradesh,India*

Abstract: The graphene Nano-ribbon field effect transistor (GNRFET) is a developing innovation that gotten much consideration as of late. Late work on GNRFET circuit recreations has demonstrated that GNRFETs may have potential in low power applications. In this paper, we audit the current work on GNRFET circuit displaying, analyze the two assortments of GNRFETs, Metal-Oxide-Semiconducting-(MOS-) type and Schottky-Barrier-(SB-)type GNRFETs, and altogether talk about and investigate their separate qualities as far as deferral, power, and clamor edge. Starting here of view, we examine their potential applications, particularly the utilization towards low-control registering and furthermore we audit about GNRFET.

Keywords: GNRFET, Nano, Ribbon, FET, Low Power

I. INTRODUCTION

Graphene, which is a monolayer of carbon molecules pressed into a two-dimensional honeycomb cross section, has developed as a promising competitor material for nano hardware applications. Graphene-based gadgets offer high versatility for ballistic vehicle, high bearer speed for quick exchanging, monolayer slim body for ideal electrostatic scaling, and amazing warm conductivity [1–6]. The possibility to create wafer-scale graphene films with full planar handling for gadgets guarantees high incorporation potential with ordinary CMOS manufacture forms, which is a huge preferred position over carbon nanotubes (CNTs) [6].

II. LITERATURE REVIEW

The coming of silicon MOSFET in 1960[1] prompted enormous progression in VLSI chips. With the development of silicon - CMOS, in 1965 Dr. Gordon Moore from Fairchild Semiconductor anticipated that the quantity of transistors in a chip pairs at regular intervals [2]. The explanation behind the accomplishment of Moore's law lies in decrease of the size of individual transistors as indicated by the scaling hypothesis. The decrease in chip size and improvement of ICs with immense number of transistors is ascribed to the steady field scaling hypothesis by Dr. Robert Dennard in 1974[3]. As indicated by the consistent field scaling hypothesis "If the gadget measurements width-W, channel length-L and oxide-thickness-tox and voltages Vdd and edge voltage-Vth are downsized by factor of 'a', with expanded doping fixation by 'a'>1,all electric fields in the scaled transistor continue as before as in the original"[3]. The scaling hypothesis subsequently gives the best approach to diminish the size of the transistor without influencing the usefulness of the gadget. For a scaling component of sqrt(2), the quantity of transistors per unit territory doubles[4]. The scaling hypothesis was in charge of direct size decrease in the silicon CMOS and innovation headway from □m to nm go. As the VLSI innovation entered the nano-me ter system, the MOSFET built up certain issues as talked about in 1.2. The issues with silicon CMOS as the channel length is decreased are known as short-channel effects. The short channel effect emerges because of scaling of MOS.

Graphene is a two dimensional sheet of Carbon molecules having a 2D honeycomb grid. Graphene is naturally having zero band-hole between the valence-band and conduction-band making Graphene, a directing material [7]. In this manner inborn Graphene can't be utilized as a material in FETs as FETs request semiconducting material. Graphene is arranged into monolayer, bilayer or multilayer Graphene. The band-hole can be incited in bilayer Graphene to make it semiconducting. The unbounded edges in the 2D sheet are passivated by different sponges like hydroxyl gathering, carboxyl gathering, hydrogen, oxygen and smelling salts [8]. To utilize Graphene in FETs, its band hole should be opened to make it a semiconductor. The appealing component of Graphene is its high transporter versatility which renders quicker exchanging occasions.

The 2D Graphene sheets are designed to 1D thin strips or ribbons to open the band-hole. These 1D ribbons are called Graphene Nano Ribbon (GNR) and is semiconducting in nature attributable to the way that the band hole is contrarily relative to the width of the ribbon [9]. GNRs are long Graphene sheet with extensively lower widths, so the bearers have just the parallel course for development. This bearer control one way offers ascend to sub-groups with in the middle of holes, hence making GNRs semiconducting. The quantity of dimmer lines decide the width of GNRFET. Another factor which decides the band-hole of the GNR is the

chirality. Based on Chirality, GNRs can be additionally subdivided into Arm-seat GNR (AGNR) and Zig-zoom GNR (ZGNR) [10]

The main report on the seclusion of graphene was distributed in 2004 out of a fundamental paperfrom K. Novoselov and A. Geim [1]. Their straightforward yet exceptionally effective strategy for thescotch-tape, related with the optical recognizable proof on 285 nm SiO2substrates, gavevirtually anyone access to an achievement research subject as graphene, without theneed of significant assets to obtain and process the material. In spite of the fact that the circum-positions are presently changed, for the initial couple of years the mechanical peeling of graphenewas the favored technique to get meager, little yet amazing graphene chips. Thegraphite source can be common or counterfeit (HOPG or Kish). The piece measure attainable would once in a while be bigger than 100μm, except for those sold by business firms like Graphene Industries that can achieve one millimeter long. This is in any case extremely little worth contrasted with falsely developed graphenes, making its cost high. In addition, these chips are meagerly disseminated over the wafer and it's an exceptionally human-serious activity to search for them. This anticipates the creation of a clump of gadgets on a similar wafer, constraining firmly the quantity of gadgets that can be manufactured inside sensible time and assets. The piece is a nonstop area of one or few layers of graphene. The generally low thickness of deformities inside the crystallites and their huge size in shed graphene contrasted with other graphene shapes, as CVD graphene, are the beginning of its high caliber as far as electron portability, with versatility esteems regularly around 2×104cm2V−1s−1on SiO2substrates, while estimations of 2.5×105cm2V−1s−1havebeen came to at room temperature on hexagonal-BN (h-BN) substrates [2]. Comparable qualities have been gotten for suspended shed graphene [3], taking out all substrate association, yet the high multifaceted nature of such an innovation frustrates any practical application. Simple access and high caliber made this graphene source the most favored for lab research and modest number model creation. Graphene from SiC deterioration is a superb graphene source found from the gathering of [4]. It depends on the warm deterioration of SiC by Si sublimation and the isolation of C molecules on graphitic layers; in early reports is additionally called epitaxially developed graphene. The C isolation can occur on both the essences of the wafer: the (0001) and the (0001) one, separately the Si-face and the C-face. Regular temperatures and weights are 1600◦and 100 mbar for Si-face and 1450◦and1e−4mbar for C-face, both in argon climate [5]. This warm procedure brings about the arrangement of few-layer graphene on the Si-face and of a thicker graphene stack on the C-face, in spite of the fact that now and again top notch graphene monolayer have been gotten on the C-face too [6]. In view of the Si desorption the outside of SiC structures restricted porches of graphene a couple of micrometers wide, associated by ventures with higher electrical obstruction. This kind of graphene takes into account both group handling and fantastic examples, yet has the badly designed of the exceptionally staggering expense of the immaculate SiC wafers and their little size contrasted with those ordinarily utilized in electronic industry. Besides, SiC is an exceptionally hard and hard to process material. A bandgap around 260 meV is related with few-layer graphene on SiC; this worth seems to depend conversely on the example thickness and should achieve zero for four layers [7], proposing some cooperation from the fundamental substrate. Different reports associate the bandgap to the strain actuated by the substrate [8]. In any case, its worth is too little to even think about allowing for the total turn off of the transistor [9]. The electron portability achieves 3.0×104cm2V−1s−1[10], despite the fact that it relies upon the arrangement of the course of vehicle with substrate patios [11]. SiC graphene is then a mind-boggling expense, elite material for cluster creation of gadgets, however just for specialty applications like high-recurrence hardware.

III. CONCLUSION

Henceforth, we survey the GNRFETs and its commitment in low power VLSI innovation. GNRFETs have been seriously investigated both tentatively and hypothetically as potential possibility for nano gadgets applications. Quantum effects and atomistic scale includes unavoidably assume a significant job in such nanoscale electronic gadgets and circuits. We have built up a base up multi-scale reproduction system that treats atomistic scale includes in circuit recreations. The recreation system is connected to innovation investigation of GNRFET circuits, with an accentuation on fluctuation and charge contamination effects. The GNR material guarantees ultrasmall, quick, and low-vitality FETs, yet two key effects of changeability and deformities—spillage and low commotion edges—are critical.

IV. REFERENCES

[1]. Ouyang, Yijian& Yoon, Youngki&Guo, Jing. (2007). Scaling Behaviors of Graphene Nanoribbon FETs: A Three-Dimensional Quantum Simulation Study. Electron Devices, IEEE Transactions on. 54. 2223 - 2231. 10.1109/TED.2007.902692.

[2]. Abhijith A Bharadwaj1, Immanuel Keith Soares 2, Madan H R3, H V Ravish Aradhya4 "Design and Performance Comparison of finFET, CNFET and GNRFET based 6T SRAM", National Conference on Knowledge, Innovation in Technology and Engineering (NCKITE), 10-11 April 2015

[3]. PRAVEENA KUMARI. R, Dr. T.S. JAYADEVA "Design and Analysis of 16bit Ripple Carry Adder and Carry Skip Adder Using Graphene Nano Ribbon Field Effect Transistor (GNRFET)", International Journal of Innovative Science and Research Technology , Jul 28, 2017

[4]. Sharma, Preetika& Kaur, Inderpreet& Gupta, Shuchi& Singh, Sukhbir. (2016). Effect of temperature on the conductance of GNRFET. 1724. 020075. 10.1063/1.4945195.

[5]. Chin, Huei& Lim, Cheng Siong& Soon Wong, Weng& A. Danapalasingam, Kumeresan& K. Arora, Vijay & Tan, Michael. (2014). Enhanced Device and Circuit-Level Performance Benchmarking of Graphene Nanoribbon Field-Effect Transistor against a Nano-MOSFET with Interconnects. Journal of Nanomaterials. 2014. 1-14. 10.1155/2014/879813.

[6]. Sanga, MohammadiBanadaki, Yaser& Srivastava, A &Sharifi, Safura. (2016). Graphene nanoribbon field effect transistor for nanometer-size on-chip temperature sensor. 980203. 10.1117/12.2219346.

[7]. Hwang, Wansik& Zhao, Pei & Tahy, Kristof & O. Nyakiti, Luke & D. Wheeler, Virginia & L. Myers-Ward, Rachael & R. Eddy Jr, Charles & Kurt Gaskill, D & Robinson, Joshua &Haensch, Wilfried& An, Huili& , Xing &Seabaugh, Alan & Jena, Debdeep. (2013). Graphene Nanoribbon Field-Effect Transistors on Wafer-Scale Epitaxial Graphene on SiC substrates. APL Materials. 3. 10.1063/1.4905155.

[8]. E. El-hmaily, Hader &Ezz-Eldin, Rabab &Galal, A.I.A. &Hamed, Hesham. (2018). High Performance GNR Power Gating for Low-Voltage CMOS Circuits.

[9]. M. Akbari Eshkalak "Graphene Nano-Ribbon Field Effect Transistor under Different Ambient Temperatures", Iranian Journal of Electrical & Electronic Engineering, Vol. 12, No. 2, June 2016

[10]. Yoon, Youngki& Fiori, Gianluca& Hong, Seokmin&Iannaccone, Giuseppe &Guo, Jing. (2008). Performance Comparison of Graphene Nanoribbon FETs With Schottky Contacts and Doped Reservoirs. IEEE Transactions on Electron Devices. 55. 10.1109/TED.2008.928021.

[11]. Mayank Mishra, RonilStieven Singh ,Ale Imran "Performance optimization of GNRFET Inverter at 32nm technology node", materials today proceeding, Volume 4, Issue 9, 2017, Pages 10607-10611