



# 18-Mbit (512K x 36) Pipelined SYNC SRAM

Part Number: DPA71380D02A

The DPA7138D02A SRAM integrates 524,288 x 36 cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable ( $\overline{CE}_1$ ), depth-expansion chip enables ( $CE_2$  and  $CE_3$ ), burst control inputs ( $\overline{ADSC}$ ,  $\overline{ADSP}$ , and  $\overline{ADV}$ ), write enables ( $\overline{BW}$  and  $\overline{BWE}$ ), and global write ( $\overline{GW}$ ). Asynchronous inputs include the output enables ( $\overline{OE}$ ) and the ZZ pin.

Addresses and chip enables are registered at the rising edge of the clock when either address strobe processor ( $\overline{ADSP}$ ) or address strobe controller ( $\overline{ADSC}$ ) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin ( $\overline{ADV}$ ).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations. Write cycles can be one to four bytes wide as controlled by the byte write control inputs.

$\overline{GW}$  when active LOW causes all bytes to be written.

The DPA7138D02A operates from a +3.3V core power supply while all outputs operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.

- -55° to +125°C operating temperature
- Hermetically sealed ceramic package
- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operations
- 3.3V core power supply
- 2.5V or 3V I/O power supply
- Fast clock-to-output times
  - 2.6 ns (for 250-MHz device)
- Provides high-performance 3-1-1 access rate
- User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Single cycle chip deselect
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" Sleep mode option
- This product uses cypress CY7C1308D die and is tested to meet military and space operational environment requirements.

Logic Block Diagram

