

# An Efficient Method to Analyse Delay in Current Mode Threshold Logic Gate Design Circuits

<sup>1</sup>A.Tejasree, <sup>2</sup>V.Venkateswara Reddy, <sup>3</sup>S.RAVI KUMAR  
<sup>1</sup>PG Scholar, <sup>23</sup>Associate Professor,

**Abstract-** Current mode is a prevalent CMOS-based execution of limit rationale capacities, where the door delay relies upon the sensor estimate. The intensity of the edge entryway configuration style lies in the natural complex capacities actualized by such doors, which permit framework acknowledge that require less limit doors or door levels than an outline with standard rationale doors. This paper exhibits another execution of current mode limit capacities for enhanced entryway postponement and exchanging vitality. A scientific strategy is likewise proposed with a specific end goal to distinguish rapidly the sensor measure that limits the door delay. Recreation comes about on various entryways actualized utilizing the ideal sensor estimate shows that the proposed current mode usage technique beats reliably the current executions in delay and also exchanging vitality. The proposed engineering of this paper investigation the rationale size, region and power utilization by utilizing backend outline.

## I. INTRODUCTION

Threshold gates are based on the called majority or threshold decision principle, which means that the output value depends on whether the arithmetic sum of values of its inputs exceeds a threshold. The threshold principle is general itself and conventional simple logic gates, such as AND, OR gates, are special cases of threshold gates. Thus, threshold logic can treat conventional gates as well as threshold gates in general, in a unified manner. For many years logic circuit design based on threshold gates has been considered an alternative to the traditional logic gate design procedure. The power of the threshold gate design style lies in the intrinsic complex functions implemented by such gates, which allow system realizations that require less threshold gates or gate levels than a design with standard logic gates. More recently, there is an increasing interest in threshold logic because a number of theoretical results show that polynomial size, bounded level networks of threshold gates can implement functions that require unbounded level networks of standard logic gates. In particular, important functions like multiple-addition, multiplication, division, or sorting can be implemented by polynomial size threshold circuits of small constant depth. Threshold gate networks have been found also useful in modelling nerve nets and brain organization, and with variable threshold (or weights) values they have been used to model learning systems, adaptive systems, self-repairing systems, pattern recognition systems, etc. Also, the study of algorithms

for the synthesis of threshold gate networks is important in areas such as artificial neural networks and machine learning.

## CMOS Threshold Gate Implementations

Adequacy of limit rationale as an option for present day VLSI configuration is dictated by the accessibility, cost and abilities of the essential building squares. In this sense, a few intriguing circuit ideas have been investigated as of late to develop standard-CMOS perfect edge entryways. The most encouraging are exhibited in this segment. Keeping in mind the end goal to mean their setting of use, we recognize static and dynamic acknowledge.

### Static edge rationale doors:

There are two striking commitments to static edge entryway CMOS executions: one depends on the ganged method, and alternate uses the Neuron MOS (nMOS) transistor standard. Figure 1.1 demonstrates the circuit structure for these ganged-based TGs. Each info  $x_i$  drives a ratioed CMOS inverter; all inverter yields are hard-wired delivering a nonlinear voltage divider which drives a re-establishing inverter or chain of inverters whose reason for existing is to quantize the non binary signal the ganged hub ( $v_f$ ). The outline procedure for these entryways includes estimating just two unique inverters. Accepting a similar length for all transistors, the transistor widths  $[W_p, W_n]_{i,b}$  of every inverter are picked considering the  $w_i$  and  $T$  esteems to be actualized. Weight esteems other than 1 can be acknowledged by essentially associating in parallel the quantity of fundamental inverters (inverter with  $w_i = 1$ ) demonstrated by the weight esteem; then again, the estimation of  $T$  is controlled by the estimation of the yield inverter edge voltage. Because of the affectability of this voltage and  $V_f$  to process varieties, the ganged-based TG has a restricted fan-in. Notwithstanding, the primary disadvantage of this TG is the relative high power utilization.




Fig.1: Static threshold logic gates (a) ganged threshold gate (b) nMOS threshold gate

II. LITERATURE SURVEY

**Delay Analysis For Current Mode Threshold Logic Gate Designs**

Theoretical: Current mode is a famous CMOS-based execution of limit rationale capacities, where the door delay relies upon the sensor measure. This paper introduces another usage of current mode edge capacities for enhanced entryway deferral and exchanging vitality. A systematic technique is likewise proposed with a specific end goal to recognize rapidly the sensor estimate that limits the entryway delay. Re-enactment comes about on various entryways executed utilizing the ideal sensor estimate show that the proposed current mode usage strategy outflanks reliably the current usage in delay and in addition exchanging vitality.

**Low Power, High Speed, Charge Recycling Cmos Threshold Logic Gate**

Unique: another execution of a limit door in view of a capacitive info, charge reusing differential sense enhancer hook is introduced. Re-enactment comes about demonstrate that the proposed structure has low power dissemination and high working pace, and vigour under process, temperature and supply voltage varieties, and is accordingly exceptionally appropriate as a component in advanced coordinated circuit outline.

**Threshold Logic Gene Regulatory Networks**

Theoretical: Gene direction is a critical demonstrating issue in science. The downpour of information produced by enhanced methods of quality sequencing won't be of much use until the point that we create precise and proficient quality administrative system (GRN) models. In this paper a novel edge rationale quality administrative model is proposed. This model has been shown to be ground-breaking enough to clarify quality connection and cell forms. A novel programmable equipment usage to accelerate the quality system recreation is exhibited. A few experiences into the expansion of this model are given.

**Threshold Logic And Its Applications**

As an approach to clarifying the basic properties of threshold logic, the completely monotonic function is investigated. Its testing procedure, functional form, etc., are discussed by using a new concept, mutual monotonicity.

III. EXISTING METHOD

**Cmtlg Implementation Of A Threshold Logic Function**

The circuit demonstrates the general circuit chart of the CMTL entryways. The low-swing inputs are encouraged to a PMOS based CMTL entryway. The CMTL door detects the low information swings, plays out the rationale calculations and makes full-swing yield voltages. The yield hubs of the CMTL

door with full-swing are utilized as contributions to the NMOS based interconnect driver..




Fig.2: Basic current-mode threshold logic operation

An edge door is a super-arrangement of rationale entryways, for example, AND, NAND, OR, NOR. It can be utilized to acknowledge more muddled capacities, for example, lion's share work in a solitary rationale door. Fig. 3.1 demonstrates the essential task of the present mode edge rationale door. Since the info voltage swing is amongst VL and Gnd, the PMOS transistor is utilized to make an interpretation of the information voltage into current.

At the point when the contribution at the door terminal of the PMOS transistor is Gnd it can drive a bigger current contrasted with the PMOS transistor with an entryway input voltage of VL. For little estimations of VL, the PMOS transistor is dependably ON.

The differential part is subdivided into two sections: the limit part and the (positive) inputs part. The sources of info part have p-MOS transistors that actualize the positive information weights. The edge part has p-MOS transistors that actualize the edge weight and the negative information weights. Ordinarily, a weight of significant worth x is executed by associating x least size p-MOS transistors in parallel.




Fig.3: current mode TLG

The hubs associating the differential part and the sensor part on the info side and the edge side are M1 and M2, individually. The sensor part has three p-MOS transistors P1, P2, P3, and four n-MOS transistors N1, N2, N3, and N4 as appeared in figure underneath. In the event that the span of the sensor is S, at that point all the p-MOS transistors in the sensor part have S μm size and all the n-MOS transistors in the sensor part have a size littler than S μm.

The task of the CMTLG is separated into two stages: the balance stage and the assessment stage.




Fig.4: Output voltages and their difference in the two clock phases for CMTLG

These stages are clarified with the assistance of Figs. 3.2 and 3.3. At the point when the connected clock (clk) to the CMTLG is high, at that point the circuit is in the evening out stage. At the point when clk is low, at that point the circuit is in the assessment stage. In the evening out stage, transistors N1 and N2 are ON, hubs M1 and M2 have a similar voltage due to transistor N1, and hubs O and OB have a similar voltage as a result of transistor N2. In the assessment stage, transistors N1 and N2 are OFF, and if the edge current is not as much as the dynamic present, at that point the voltage at hub O rises speedier than that at hub OB. In the event that amid the assessment stage the edge current surpasses the dynamic present, at that point the voltage at hub OB rises speedier than that at hub O. Fig. 3.3 demonstrates the two periods of clock, the voltage at the yield hubs O and OB, and the voltage contrast between the yield hubs O and OB (dV). The deferral of a CMTLG can be separated into two stages: the initiation time and the boosting time. The main stage is the time taken by CMTLG to build up a little voltage distinction (200 μV) over the yield hubs O and OB. In this stage, the contrast amongst IA and IT prompts a bit by bit expanding voltage distinction between the hubs M1 and M2. The time taken by the CMTLG to build up an underlying voltage distinction between the hubs O and OB is known as the

initiation time TA. The enactment time depends for the most part on the differential part.

The second stage is the time taken by the sensor part (the consecutive associated inverters) to support the underlying voltage contrast to a rationale state at the yield hubs. This time is alluded to as the boosting time TB. The boosting time depends for the most part on the sensor part

**DCML IMPLEMENTATION**

An alternative differential clock threshold logic implementation is presented in and it is referred to as the differential mode logic approach. Its block diagram is shown in Fig 3.4 it is divided into differential part and sensor part. The currents through the threshold part and the sensor part. The currents through the threshold parts are likewise by IT and IA, individually. The sensor part comprises of four p-MOS transistors, an elective differential clock limit rationale usage is displayed in, and it is alluded to as the differential current mode rationale (DCML) approach. Its square outline is appeared in Fig. 3.4. It is likewise isolated into the differential part and the sensor part.

The streams through the limit part and the sources of indicated P1– P4, and six nMOS transistors, named N1– N6. The heap capacitance CL is connected to both the yield hubs O and OB.




Fig.5: Block diagram of differential current mode logic

Fig. 3.5 demonstrates the two periods of the clock, the voltage at hubs O and OB, and the voltage contrast amongst O and OB (dV). The deferral of DCML is partitioned into the enactment time TA and the boosting time TB.




Fig.6: Output voltages and their difference in the two clock phases for DCML.

The connected clock is separated into two stages: when the clock is high the TLG is in the balance stage and when it is low it works on the assessment stage. In the levelling stage, NMOS transistors N1, N2, N3, and N6 are dynamic. Transistor N1 evens out the voltage at hubs M1 and M2. Correspondingly, transistor N2 adjusts the voltage at hubs M3 and M4. In the balance stage, transistors N6 and N3 are dynamic and there exists a release way for hubs O and OB of Fig. 3.5. On the off chance that there is a voltage distinction at hubs O and OB, amid the assessment stage, at that point the sensor part will recognize the voltage contrast and it will support the voltage at the yield hubs O and OB to a coveted voltage.

At the point when the dynamic current  $I_A$  is more prominent than the edge current  $I_T$ , then the voltage at the yield hub O rises quicker than the voltage at hub OB. Thus, high voltage is gotten at hub O and low voltage is acquired at hub OB. When  $I_T$  is more noteworthy than  $I_A$ , at that point the voltage at OB rises quicker than the voltage at O and low voltage comes about at OB. Fig.3.5 demonstrates the two periods of the clock, the voltage at hubs O and OB, and the voltage distinction amongst O and OB (dV). The deferral of DCML is separated into the initiation time  $T_A$  and the boosting time  $T_B$ .

**Demerits of existing system.**

Existing framework comprise of two sections: the differential part and the sensor part. All the pMOS transistors in the sensor part have a similar size S, which we call the sensor measure. The sensor estimate impacts the execution of all the three current mode usage for any edge rationale work. It is an extremely tedious undertaking to acquire the ideal sensor estimate for various sensor measures, which is the downside.

**IV. IMPLEMENTED APPROACH**

**Low Power And High-Speed Dual-Clock-Based Current Mode Tlg Implementation**

Another TLG execution is proposed. It is called DCCML. As the name demonstrates, two tickers are utilized to accomplish low power utilization and fast. The square outline DCCML is appeared in Fig. 4.1 as in past methodologies, the DCCML is separated into two essential obstructs: the differential square and the sensor square. The differential square is additionally isolated into four obstructs: the positive edge, the negative information sources, the negative edge, and the positive data sources. Every one of the transistors in the differential square are equivalent estimated pMOS transistors and are associated in parallel, as appeared in Fig. 4.1. The sensor square comprises of six pMOS transistors P1 ••• P6 and three nMOS transistors N1, N2, and N3. The doors of transistors P1 and N1 are associated with Clk1 and the entryways of transistors P2, P5, and P6 are associated with Clk2. Transistor N1 goes about as a leveling transistor and it balances the voltage at hubs OP and OPB. Transistors P5 and P6 segregate the differential square from the sensor square.

The transistors in the positive edge and negative edge are constantly dynamic. Transistors in the positive and negative information sources squares are dynamic relying on the information design connected. The info design connected for the positive information sources square is meant by  $\{x_1, x_2, \dots, x_I\}$ . Give N a chance to signify the quantity of sources of info, and I mean the quantity of positive data sources. At that point the quantity of negative information sources is  $N - I$ . The info design connected for the negative data sources square is indicated by  $\{x_{I+1}, x_{I+2}, \dots, x_N\}$ . Think about a capacity f, with a conceivable weight design  $\{w_1, w_2 : w_T, w_3, w_4\} = \{2, 2:3, -1, -1\}$ . In the given weight arrangement, we have two positive weights  $w_1$  and  $w_2$  and two negative weights  $w_3$  and  $w_4$ . Weights  $w_1$  and  $w_2$  are executed in the positive sources of info area and weights  $w_3$  and  $w_4$  are actualized in the negative data sources segment. The limit weight  $w_T$  is actualized in the positive edge segment. The current through the four squares (positive edge, negative sources of info, negative limit, and positive data sources) are meant by  $I_{PT}, I_{NI}, I_{NT}$ , and  $I_{PI}$ , separately. The streams through transistors P5 and P6 are meant by  $I^5P$  and  $I^6P$ . Here,  $I^5P = I_{PT} + I_{NI}$  and  $I^6P = I_{NT} + I_{PI}$ . Hubs OP and OPB are the yield hubs. The heap capacitance is signified by CL.

The activity is partitioned into three stages: the evening out stage, the pre-assessment stage, and the last assessment stage. At the point when timekeepers Clk1 and Clk2 are high, at that point the circuit is in the evening out stage. At the point when timekeepers Clk1 and Clk2 are low, at that point the circuit is in the pre-assessment stage. At the point when Clk1 is low and Clk2 is high, at that point the circuit is in the last assessment stage. See likewise Fig. 4.2. It is noticed that when the two tickers are not totally adjusted the activity of the entryway isn't affected.

The conceivable instances of misalignment are: 1) the falling edge of Clk2 precedes the falling edge of Clk1 and 2) the falling edge of Clk2 comes after the falling edge of Clk1. In the main case, the current from the differential part is levelled due to transistor N1 and the assessment stage begins after the falling edge of Clk1.




Fig.7: Block diagram of DCCML TLG

On the off chance that the present I<sup>5</sup>P through the pMOS transistor P6 is more noteworthy than the present I<sup>6</sup>P through the pMOS transistor P5, at that point the voltage at the yield hub O P rises speedier than the yield hub OPB. Subsequently, high voltage is gotten at yield hub O P and low voltage happens at yield hub OPB. Something else, the voltage at the yield hub OPB raises speedier than the yield hub O P. Thus, high voltage is acquired at the yield hub OPB and low voltage is gotten at hub O P. In DCCML, the pMOS transistors P1, P2, P5, P6 and the pMOS transistors in the differential square are utilized to give the underlying voltage at the yield hubs O P and OPB. Utilizing Clk2, we limit the present spill out of the differential square to the sensor square, once starting voltage contrast is set up at the hubs OP and OPB; along these lines we prevent the present spilling out of the differential square to the sensor square. Utilizing Clk2, we can limit control utilization in the circuit. Transistors P5 and P6 are likewise used to seclude high capacitance circuit obstruct (the differential square) at the yield hubs. Thus, in the last assessment stage the sensor square drives the heap capacitance and also the capacitance from a solitary transistor P5 or P6. Postponement is lessened on the grounds that the term of the last assessment stage is little. The voltage at the yield hubs O P and OPB and the voltage distinction (dV) at the yield hubs O P and OPB are appeared in Fig. 4.3 for the three clock stages. Specifically, the postponement of the DCCML is isolated into two time stages: the initiation time and the boosting time. The enactment time is the time taken by the circuit to build up an underlying voltage contrast at the yield hubs OP and OPB. The boosting time is the time taken by the


DCCML to convey the underlying voltage to the right voltage at the yield hubs OP and OPB. In the pre-assessment stage, both the differential part and the sensor part are dynamic, and along these lines the initiation time isn't influenced. In the last assessment stage, the differential part is kept inert utilizing Clk2.

**ADVANTAGES OF PROPOSED SYSTEM**

- (1) Delay is low
- (2) Energy consumption is low


**V. RESULTS & ANALYSIS**

**Current mode TLG Schematic.**



The above figure shows that the schematic of CMTLG it consists of two parts differential and sensor part and the differential is subdivided into two parts the threshold part and sensor part here we are using NMOS and PMOS transistor & clocks. PMOS transistors which are connected to the ground are continuously ON with out change in input. The PMOS transistor connected to clock pulse is ON/OFF depends on clock pulse applied to circuit similarly to the NMOS transistors connected to the clock.

**Layout.**




The above figure shows the layout of CMTLG using nmos and pmos and clk

**Simulation:**




The above figure shows the simulation results of CMTLG where the delay is high and more power consumption where  $p=0.19mw$

**Differential current mode logic Schematic**




The above figure shows the schematic diagram of DCML similar as CMTLG here also we have sensor part and differential part ,clk and load capacitance is applied to the both out put nodes..

**Layout.**




The above figure shows that the layout of DCML using nmos and pmos in this we connect some in series and another in parallel and clk is also present

**Simulation.**




The above diagram shows the simulation results of DCML here the  $p=17.87mw$  compared with cmtlg the power consumption and delay is low.

Dual clock DCCML TLG Schematic




The above fig shows that the schematic of DCCML here we are using dual clock similar as above dccml have two parts but where in differential we have four blocks .All the transistor in the differential block are equal-sized PMOS which we are connected in parallel. In the above circuit for the two PMOS transistors and two NMOS transistors same clock is connected which can be used to operate in differential mode. In this circuit two inverters are connected as feedback to each other to generate differential mode current. Two PMOS transistors connected to ground operate the constant value and two PMOS transistors which are connected to the input acts as sensor part to operate the functionality of the circuit.

Layout



The above diagram shows the layout of DCCML in which pmos and nmos and dual clocks are used in this dccml.

Simulation



The figure shows the simulation result of DCCML: (Power:3.188 micro watts and Delay:1.73ps )by using dual clock based implementation we are achieving low power and high speed compared with existing system and standard cmos we are getting significantly less power dissipation & delay.

VI. CONCLUSION AND FUTURE SCOPE

A scientific technique has been proposed to distinguish rapidly the transistor measure in the sensor segment of a present mode usage that guarantees low door delay (near the base), free of the present mode strategy used to execute the limit rationale work. Another present mode execution technique was likewise recommended that beats existing usage both in entryway delay and also vitality.

Dual clock current mode threshold logic has been used in ultralow power applications, studies shoes that while the current in conventional static cmos circuits is becoming a major challenge in lowering the energy dissipation. The dual clock current logic which results in both speed and switching energy can be gained.

VII. REFERENCES

- [1]. S. Bobba and I. N. Hajj, "Current-mode threshold logic gates," in Proc. IEEE ICCD, Sep. 2000, pp. 235–240.
- [2]. T. Ogawa, T. Hirose, T. Asai, and Y. Amemiya, "Threshold-logic devices consisting of subthreshold CMOS circuits," IEICE Trans. Fundam.Electron.,Commun. Comput.Sci., vol. E92-A, no. 2, pp. 436–442, 2009.
- [3]. S. Muroga, Threshold Logic and Its Applications. New York, NY, USA: Wiley, 1971.
- [4]. W. Prost et al., "Manufacturability and robust design of nanoelectronic logic circuits based on resonant tunnelling diodes," Int. J. Circuit Theory Appl., vol. 28, no. 6, pp. 537–552, Nov./Dec. 2000.
- [5]. S. Leshner, K. Berezowski, X. Yao, G. Chalivendra, S. Patel, and S. Vrudhula, "A low power, high performance threshold logic-based standard cell multiplier in 65 nm CMOS," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, Lixouri, Greece, Jul. 2010, pp. 210–215.

- [6]. M. Sharad, D. Fan, and K. Roy.(2013). “Ultra-low energy, highperformance dynamic resistive threshold logic.”[Online]. Available: <http://arxiv.org/abs/1308.4672>
- [7]. P. Celinski, J. F. López, S. Al-Sarawi, and D. Abbott, “Low power, high speed, charge recycling CMOS threshold logic gate,” Electron. Lett., vol. 37, no. 17, pp. 1067–1069, Aug. 2001.
- [8]. S. Leshner and S. Vrudhula, “Threshold logic element having low leakage power and high performance,” WO Patent 2009 102 948, Aug. 20, 2009.
- [9]. T. Shibata and T. Ohmi, “A functional MOS transistor featuring gatelevel weighted sum and threshold operations,” IEEE Trans. Electron Devices, vol. 39, no. 6, pp. 1444–1455, Jun. 1992.
- [10].V. Beiu, J. M. Quintana, and M. J. Avedillo, “VLSI implementations of threshold logic—A comprehensive survey,” IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 1217–1243, Sep. 2003.
- [11].T. Gowda, S. Leshner, S. Vrudhula, and S. Kim, “Threshold logic gene regulatory networks,” in Proc. IEEE Int. Workshop GENSIPS, Jun. 2007, pp. 1–4.
- [12].A. K. Palaniswamy and S. Tragoudas, “A scalable threshold logic synthesis method using ZBDDs,” in Proc. 22nd Great Lakes Symp. VLSI, 2012, pp. 307–310.
- [13].C. B. Dara, T. Haniotakis, and S. Tragoudas, “Delay analysis for an N-input current mode threshold logic gate,” in Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI), Aug. 2012, pp. 344–349.
- [14].A. K. Palaniswamy, T. Haniotakis, and S. Tragoudas, “ATPG for delay defects in current mode threshold logic circuits,” IEEE Trans. Comput.- Aided Des. Integr. Circuits Syst., vol. PP, no. 99, pp. 1–1.
- [15].A. Neutzling, J. M. Matos, A. Mishchenko, R. Ribas, and A. I. Reis, “Threshold logic synthesis based on cut pruning,” in Proc. ICCAD, Nov. 2015, pp. 494–499.



**A.TEJASREE** obtained B.Tech degree in Electronics and Communication Engineering from Srinivasa Ramanujan Institute of Technology affiliated to JNTUA in 2015. She is currently studying M.Tech degree in Digital Electronics and Communication Systems (DECS) in PVKK Institute of Technology, Anantapur.



**Mr.V.VENKATESWARA REDDY** who has completed his Master of Technology from JNTU College of Engineering and shortly Presenting Ph.D in Electronics and Communication Engineering. Further, he is having total experiences of 10 years. He attended various Training Programmes, Seminars, Conferences and Workshops. He presented paper in International, National and State Level Institutions. He published 10 research papers in International Journals and National Journals, and presented 4 papers in National Conferences . He awarded four M.Tech’s. He is having a wide exposure both in research, academic, and delivering valuable professional teaching to the students for their all-round developments, providing them latest technologies and development in order to compete with placement activities in this complex world. He has membership in ISTE. Areas of interest: Wireless Communications, Digital Systems, PLC, SCADA etc.



**Mr. S.RAVI KUMAR** completed B.Tech in ECE Department from G Pulla Reddy Engineering College, Kurnool. Completed Masters in Digital Systems and Computer Electronics in BITS Engineering College, Warangal. Currently working as Associate Professor in Dept of ECE ,PVKK Institute of Technology ,Anantapur.