


200X, 200L, 200T GaN Controller Module

Power Sequencer, Inverting Analog Input



PRODUCT FLYER
July 2017

General Description

The 200 Series GaN Controller is capable of operating and protecting all depletion-mode transistors. The inverting analog input accepts positive voltage to produce buffered negative gate bias. It allows 360° board placement with little or no line crossovers in the main board. A single power supply is enough for the 200 to provide dynamic control. Little or no filtering is needed in heavy RF environments. The 200 works seamlessly with 300 and 400 Series MOS switches that have compact footprints for locating near the transistor drain choke. It comes in evaluation boards that are ideal for fast prototyping.


Features

- Protects GaN devices from any power sequence of voltage supplies.
- Internal Negative voltage with 30mA OR external supply for 100mA boost.
- Bias Voltage has Fixed Gate OR Pulsed Gate configuration.
- Simultaneous Gate-Drain sequencing OR Independent Gate/Drain control.
- TTL OR Open Drain (<300mA) output drive for MOSFET switches.
- Temp compensation from local OR remote temp sensor feedback.
- >25dB EMI/RFI Rejection at all I/O ports except from auxiliary taps.
- <500 nsec total delay from V_{Logic} to V_{Drain} with applicable switch.
- RoHS* Compliant

Specification Snapshot

Parameter	Min	Max
Supply (+) Voltage	+20 V	+65 V
Supply (-) Voltage, Optional	-6 V	0 V
TTL Voltage Logic High	+3.6 V	+5.0 V
TTL Voltage Logic Low	0 V	+1.4 V
Internal (-) Supply V _g , Gate Pinchoff	-4.3 V	
Internal (-) Supply I	-30 mA	
Gate Bias Voltage Range	-4.3V	-0.5 V
Out Switch Drive, Open Drain (V)	0 V	+60 V
Out Switch Drive, Open Drain (I)		300 mA
Output ON Prop Delay (T _{Delay 1})		120 ns
Output ON Fall Time (T _{Fall 1})		120 ns
Output OFF Prop Delay (T _{Delay 5})		80 ns
Output OFF Rise Time (T _{Rise 3})		80 ns
Gate ON Prop Delay (T _{Delay 3})		160 ns
Gate ON Rise Time (T _{Rise 2})		60 ns
Gate OFF Prop Delay (T _{Delay 4})		160 ns
Gate OFF Fall Time (T _{Fall 2})		60 ns
Soldering Temp (10 sec)		+260°C
Operating Temperature	-40°C	+85°C
Storage Temperature	-65°C	+150°C

Typical Connection Diagram



LABEL	PIN 100X 200X	PIN 100L 200L	DESCRIPTION
NTP	1	17	Aux Negative Voltage Tap
VN6	2	1	Optional Neg (-) Supply
POT	3	2	Gate Voltage Input Adjust
PGA	4	3	Pulsed Gate Voltage Out
FGA	5	4	Fixed Gate Voltage Out
GND	6	5	Ground
POT	7		Connected to Pin 3
PTP	8		Aux Positive Voltage Tap
GTL	9	6	Gate Pulse Logic Enable
DTL	10	7	Drain Pulse Logic Enable
VP4	11	8	Optional Logic (+) Supply
OTL	12	9	Active-Low TTL Driver
GND	13	10	Ground
DFB	14	11	MOS Drain Feedback
DRV	15	12	Open Drain MOS Driver
VDS	16	13	High Voltage Supply
REG	17	14	Aux Regulator Output
SHD	18	15	Aux Gate Threshold Adj
PTP	19	16	Aux Positive Voltage Tap

Propagation Delay is measured from 90% of TTL to 10% of Open Drain Output with pull-up resistor. Rise/Fall Times are measured at 10% and 90% of signal. Both measurements are summed for total time.

Ordering Information

Model ^	UNIVERSAL GaN CONTROLLER: 200_02R6 200_02R0 200_01R4 200_00R8
	POSITIVE ANALOG INPUT, SINGLE DC SUPPLY, VGS SHUTDOWN AT -2.6V THRU -0.8V**.
	INDEPENDENT OR SEQUENTIAL SWITCHING OF DRAIN AND GATE
220_02R6 220_02R0 220_01R4 220_00R8	DRAIN CONTROLLER: 200_ WITH NO GATE SWITCHING CAPABILITY
224_02R6 224_02R0 224_01R4 224_00R8	BASIC SEQUENCER: 200_ WITH NO GATE SWITCHING, NO INTERNAL NEGATIVE AND LOGIC (+5V) SUPPLIES

^ Select type X, L, or T

** All models have provisions for adjusting Vgs shutdown threshold to desired level. See XAN-2 app note.



200T, Optional Pins



200X, Standard



200L, Low Profile

