

A Review on CNTFET based Digital Logic Circuit Designing

Indresh Singh Bhadoria¹, Shweta Aggrawal²

¹M.tech Scholar, Indresh Singh Bhadoria, ShriRam College Of Engineering & Management, Banmore, Morena (M.P.) India

²Assistant Professor, Shweta Aggrawal, ShriRam College Of Engineering & Management, Banmore Morena (M.P) India

Abstract- In this paper, a review is presented on the circuit designing using CNTFET technology and its advantages. Carbon nanotubes, as novel materials with one of a kind electronic qualities, have been expected to be used to build electronic gadgets for their preferable physical properties over those of conventional used silicon.

Keywords- CNTFET, Nano tubes, MOSFET

I. INTRODUCTION

In a MOSFET, the source and drain are associated by a leading surface channel through which bearers can stream when legitimately regulated by the gate voltage [1]. The source and drain areas can be either p or n write, yet they should both be of a similar sort, and of inverse kind to the body district. As of late, MOSFETs have been downsized fundamentally and the Si-SiO₂ interface remains the most critical mix [2]. Downsizing the measurements of MOSFETs is a constant pattern. The challenges with diminishing the extent of the MOSFET incorporate the semiconductor gadget manufacture process, the requirement for low voltages, and with poorer electrical execution the need of circuit upgrade and advancement [3]. It has been expressed that smaller transistors switch quicker, which is the primary inspiration for downsizing the measurements of semiconductor gadgets [4][8]. This area presents the attributes of carbon nanotubes and portrays a portion of their potential applications. In the light of transport conductivity, carbon nanotubes can be catalogued as metallic or semiconducting carbon nanotubes [5], which is decided by the energy band gap between the atoms. The conductive type of the CNTs depends on its chirality [6]. Both metallic and semiconducting CNTs have been studied as potential electronic components and their electronic properties have been established. [11]

II. CNTFET TECHNOLOGY

The activity standard of carbon nanotube field-effect transistor (CNTFET) is like that of conventional silicon gadgets. This three (or four) terminal gadget comprises of a semiconducting nanotube, going about as leading channel, connecting the source and drain contacts. The gadget is turned on or off electrostatically by means of the gate. The semi 1D gadget structure gives better gate electrostatic control over the channel district than 3D gadget (e.g. mass CMOS) and 2D gadget structures [10]. As far as the gadget task instrument, CNTFET can be classified as either Schottky Barrier (SB)

controlled FET (SB-CNFET) or MOSFET-like FET [3][4][12]. The conductivity of SB-CNFET is represented by the larger part bearers burrowing through the SBs toward the end contacts. [12] The on-current and subsequently gadget execution of SB-CNFET is controlled by the contact protection because of the nearness of burrowing boundaries at both or one of the source and drain contacts, rather than the channel conductance, as appeared by Fig 1.3(a). [14] The SBs at source/drain contacts are because of the Fermi level arrangement at the metal-semiconductor interface. [15][9] Both the stature and the width of the SBs, and along these lines the conductivity, are adjusted by the entryway electrostatically. SB-CNFET indicates ambipolar transport conduct [4]. Figure 1 and 2 show energy band diagram of CNTFET in SB and MOS like form and an ideal cntfet representation.




Fig.1: Band diagram for Energy (a) Schottky Barrier-CNFET and (b) MOS-like CNTFET.




Fig.2: Ideal CNTFET

III. CONCLUSION

The Carbon Nanotube Field Effect Transistor (CNTFET) is a standout amongst the most encouraging gadgets among rising advancements to broaden as well as supplement the conventional Si MOSFET. As the qualities of a CNTFET is not the same as traditional mass CMOS, new plan technique must be built up. As request of new outline technique, this task break down the qualities of CNTFET, CNT interconnect

advances and propose new strategies to configuration circuits, for example, computerized, memory and I/O circuit. This has been proficient by proposing another streamlining strategy.

IV. REFERENCES

- [1]. RadhaTapiawala , Rahul Kashyap , “Design of Universal Logic Gates based on CNTFET for Binary and Ternary Logic”, IJERT , June -2014, Volume 3 Issue 6
- [2]. RonakZarhoun, Mohammad Hossein Moaiyeri, Samira ShirinabadiFarahani , and KeivanNavi, “An Efficient 5-Input Exclusive-OR Circuit ETRBased on Carbon Nanotube FETs”, ETRI Journal , February 2014, Volume 36 Number 1
- [3]. P. Yeole and D. V. Padole, "Design of Basic Logic Gates Using Carbon Nano Tube Field Effect Transistor and Calculation of Figure of Merit," *2015 7th International Conference on Emerging Trends in Engineering & Technology (ICETET)*, Kobe, 2015, pp. 28-33. doi: 10.1109/ICETET.2015.15, IEEE , 2015.
- [4]. S.V.Srikanth , S.S.N.L. Venkateshwara Rao , M.Murali Krishna, "Design of Logic Gates Using CNTFET's " , IJEAS, April2015, Volume 2, Issue 4
- [5]. M. Haykel Ben-Jamaa, KartikMohanram and Giovanni De Micheli, “An Efficient Gate Library for Ambipolar CNTFET Logic” , IEEE , February 2011, Volume 30 No.2
- [6]. SameerPrabhu , Dr.NishaSarwade , “Application of CNTFET as Logic Gates and its implementation using HSPICE” , IJMER , Nov- Dec. 2013, Volume 3, Issue 6
- [7]. DJAMIL ref, “Nanotubes Diameter effect on the CNTFET performances”, SETIT 2009 Conference march 22-26, 2009,IEEE, Tunisia
- [8]. S. L. Murotiya, A. Gupta and A. Pandit, "CNTFET-based low power design of 4-input ternary XOR function," *2014 International Conference on Computer and Communication Technology (ICCCT)*, Allahabad, 2014, pp. 347-350. doi: 10.1109/ICCCT.2014.7001517
- [9]. P.A.Alvi, “Carbon Nano Tube Field Effect Transistor(CNTFET): A Review” *Indian Journal of Pure & Applied Physics*, dec-2005, Vol 3
- [10]. Sheng Lin, Yong-Bin Kim, “CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits”, IEEE, No 02, March 2011, Volume 2
- [11]. J. Deng, N. Patil, K. Ryu, A. Badmaev, C. Zhou, S. Mitra, H.-S. P. Wong, 'Carbon Nanotube Transistor Circuits: Circuit-Level Performance Bench-marking and Design Options for Living with Imperfections' International Solid State Circuits Conference (ISSCC), pp. 70-71, San Francisco, CA, February, 2007
- [12]. J. Deng, and H.-S. P. Wong "A Circuit-Compatible SPICE model for Enhancement Mode Carbon Nanotube Field Effect Transistors," Proc. Intl. Conf. Simulation of Semiconductor Processes and Devices, pp. 166 - 169, Sept., 2006.
- [13]. A. Bhavnaganwala, X. Tang, and J. D. Meindl "The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability," IEEE Journal of Solid-State Circuits, , Vol. 36, No. 4, pp. 658-665. April 2001.
- [14]. J. Deng and H.-S. P. Wong "A compact SPICE model for carbon nanotube field effect transistors including non-idealities and its application Part II: Full device model and circuit performance benchmarking," IEEE Trans. JElectron Devices, vol. 54, no. 12, pp. 3195-3205, Dec. 2007.
- [15]. Jing Guo, et al. "Predicted Performance Advantages of Carbon Nanotube Transistors with Doped Nanotubes as Source/Drain". Condensed Matter, 0309039, 2003, Volume 6