

Optimization of Power and Delay in Tri-Mode Ternary Adder Circuit Design based on CNTFET Technology

Devyog Gautam¹, Mr. Kailash Chandra²

¹M. tech Scholar, ²Assistant Professor

Sachdeva Institute of Technology, Mathura, Uttar Pradesh, India

Abstract - Electronic devices portability requires major low power requirements and also high speed requirements so there is high necessity for improving the circuits. Ternary logic these days is in high demand as most special algorithms such as fuzzy logic works on ternary logic so there is necessity of improving the performance of the ternary adder. In this paper, we have proposed a new approach for Ternary Adder, in which tri-mode technique is used to improve the performance of the circuit and compared with a sleep transistor based technique and the simple ternary adder. With this improvement it is seen that the proposed circuits give better performance in terms of Average Power, Delay, PDP and EDP. So, tri-mode technique and sleep mode technique have higher advantages in terms of performance metrics calculated. CNTFET has a high performance in terms of performances and is a better substitute for MOSFET in 32nm technology.

Keywords - CNTFET, Tri-Mode, Low Power

I. INTRODUCTION

As indicated by Moore's law the elements of individual devices in a coordinated circuit have been diminished by a factor of around two at regular intervals. This downsizing of devices has been the main impetus in innovative advances since the late twentieth century.[1][2] In any case, as substantiated by ITRS 2009 release, further downsizing has confronted genuine limits identified with manufacture innovation and device exhibitions as the basic measurement contracted down to sub-22 nm range. [6][7] The points of confinement include electron burrowing through short channels and slight protector films, the related leakage currents, aloof power dissipation, short channel effects, and varieties in device structure and doping. These breaking points can be defeated to some degree and encourage further downsizing of device measurements by altering the channel material in the conventional mass MOSFET structure with a solitary carbon nanotube or a variety of carbon nanotubes. [1][4] Electronic device, innovation and circuit specialists are investigating conceivable options for the fate of semiconductor industry to improve execution of electronic framework. Research is being completed in growing high-portability transistor channel materials, for example, III-V compound semiconductors, stressing the channel material to improve bearer versatility just as in utilizing nonplanar transistor structures in particular CNTFETs and multigate structures. [8][9] All the while, novel one-dimensional structures e.g., nanowires and carbon nanotubes (CNTs) are

additionally being effectively inquired about. CNTs, with their predominant transporter portability, have developed as a potential possibility to help the Si innovation guide in a post 2015-time allotment, albeit various difficulties remain [1]. Subsequently, carbon nanotube field-effect transistors (CNTFETs) give chance to look into at both device and circuit levels.[10][11] Here, we work on ternary adders based on tri-mode technique to improve the performance of the circuit. In this paper, we compare and justify the advantage of CNTFET devices over MOSFET devices in nanometre regime and propose a technique in CNTFET based ternary adder. The main objectives of this work is to propose a new design for better performance and optimization of parameters like Power Dissipation, Delay Average Power, and Energy.

II. IMPLEMENTATION AND RESULTS

In figure 1, the proposed circuit for ternary half adder using tri mode technique is presented. In this circuit, in the ground network, two transistors are added as seen in the figure. And the gate of two transistors is connected to sleep and hold signals. Hence, it requirement is to save power with keeping it up to output expectations even when the circuit is in sleep mode. Other signal here is hold. Sleep and hold controls when the circuit is in sleep mode or hold mode.




Figure 1: Proposed TMTHA using CNTFET

The Sleep technique is shown in Figure 2. it has two transistors when connected to Vdd and other NCNTFET to ground. The signal sleep and sleep bar controls the outputs of the circuit.




Figure 2: Sleep Transistor based Ternary Adder Technique

Table 1: Simulation output parameters

	Ternary Adder	Tri Mode	Sleep Mode
Average Power	3.27E-05	1.09E-05	4.01E-06
Delay	3.00E-08	3.04E-08	3.02E-08
PDP	9.83E-13	3.33E-13	1.21E-13
EDP	2.95E-20	1.01E-20	3.66E-21

In figure 3 to figure 6 charts for Average Power, Delay, PDP and EDP are shown.




Figure 3: Average Power for Tri-mode, Sleep Mode and Base TA




Figure 4: Delay for Tri-mode, Sleep Mode and Base TA




Figure 5: PDP for Tri-mode, Sleep Mode and Base TA




Figure 6: EDP for Tri-mode, Sleep Mode and Base TA




Figure 7: Tri mode THA waveform




Figure 8: Sleep THA waveform

In figure 7 and figure 8, waveform is represented for Tri mode proposed work and for Sleep based Ternary Half Adder.

III. CONCLUSION

Hence, we conclude in this section, that tri-mode and sleep techniques works well with ternary adder circuit. The Average Power is improved by 66.6% in tri-mode and 88.7% in sleep mode, delay is nearly same in all circuits, PDP is improved by 66.1% in tri-mode and 87.6% in sleep mode. Also energy is improved by 65.7% in tri-mode and 87.5% in sleep mode technique. Hence both the new techniques are performing good. Also tri-mode is generally used for low noise applications.

IV. REFERENCES

- [1]. Subhendu Kumar Sahoo et al., "High Performance Ternary Adder using CNTFET" DOI 10.1109/TNANO.2017.2649548, IEEE
- [2]. Reza Faghieh Mirzaee, and Akram Reza et al., "High-Performance Ternary (4:2) Compressor Based on Capacitive Threshold Logic" INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2017, VOL. 63, NO. 4, PP.355-36
- [3]. A. Derakhshan, M. Imanieh, et al., "Design and Simulate ternary multiplier based CNFET" Scinzer Journal of Engineering, Vol 3, Issue 2, (2017): 22-28
- [4]. Fazel Sharifi, Atiyeh Panahi, et al., "High Performance CNFET-based Ternary Full Adders" Proc IEEE, vol. 91, no. 2, pp. 305-327, 2003
- [5]. A. Srivastava et al., "Design and Implementation of a Low Power Ternary Full Adder" November 29, 1993, Revised April 26, 2003
- [6]. Seyyed Ashkan Ebrahimi et al., "Low Power CNTFET- Based Ternary Full Adder Cell for Nanoelectronics" 2231-2307, Volume-2, Issue-2, May 2012
- [7]. Gaurav Agarwal, Amit Kumar, et al., "Performance Evaluation of CNTFET Based Ternary Basic Gates and Half Adder" Volume 5 Issue 5, May 2016
- [8]. Mohammad Hossein Moaiyer et al., "Efficient CNTFET-based Ternary Full Adder Cells for Nano electronics" Received 27 Feb 2011; accepted 11 April 2011; published online 19 April 2011
- [9]. P Chandrashekar et al., "Design of low threshold Full Adder cell using CNTFET" Research ISSN 0973-4562 Volume 12, Number 12 (2017) pp. 3411-3415
- [10]. Manjunath Patil et al., "Power Efficient Parallel Adder Design Using CNTFET Technology" ISSN: 2348-4748, IJEEE Volume 2, Issue 4, April 2015
- [11]. Balaji Ramakrishna S et al., "CNTFET Based Novel 14t Adder Cell for Low Power Computation" ICTACT Journal on Microelectronics, October 2017, VOLUME: 03, ISSUE: 03