

Implementation of Floating Point Multiplier

Unnati Mehta, Prerna Gupta, Pooja Sengar, Hitanshi Shishodia, Priyanka Yadav
Department of Electronics and Communication Engineering College
18th km stone, Nh-24-ABES Engineering College,
Ghaziabad, Uttar Pradesh, India

Abstract: In VERILOG design it is possible to perform normal multiplication, addition, subtraction but it is difficult to perform floating point multiplication. So in this we implementing a new algorithm for performing the floating point multiplication. Floating point number can represent a very large or a very small. It could also represent very large negative number and very small negative number as well as zero. Floating point number is typically expressed in the scientific notation, with a fraction (F), and exponent (E) of a certain radix(r). Modern computers adopt IEEE 754 standard for representing floating point numbers. Floating point number consists of two fixed point components, whose range depends exclusively on the number of bits or digits in their representation. Whereas components linearly depend on their range, the floating point range linearly depends on the significant range and exponentially on the range exponent component, which attaches outstandingly wider range to the number. In this paper we perform -32-bit and 64-bit floating-point multiplication. Floating point multiplication is important in many commercial applications including financial analysis, banking, tax calculation, currency conversion, insurance, and accounting.

Keywords: *Floating point number, Exponent, Mantissa, Normalization, rounding.*

INTRODUCTION:

IEEE 754 floating point standard is the most common representation today for real numbers on computers. The IEEE (Institute Of Electrical And Electronics Engineers) has produced a standard to define floating -point representation and arithmetic. Although there are other representation used for floating point numbers. The standard brought out by the IEEE come to be known as IEEE 754. It is interesting to note that the string of significant digits is technically termed the mantissa of the number, while the scale factor is appropriately called the exponent of the number.

LITERATURE REVIEW

Various researches have been done to increase the performance on getting best and fast multiplication result on two floating point numbers. Some of which are listed below-

Addanki Puma Ramesh, A. V. N. Tilak, A.M.Prasad [1] the double precision floating point multiplier supports the IEEE-754 binary interchange format. The design achieved the increased operating frequency. The implemented design is verified with single precision floating point multiplier and Xilinx core, it provides high speed and supports double precision, which gives more accuracy compared to single precision. This design handles the overflow, underflow, and truncation rounding mode resp.

Itagi Mahi P and S. S. Kerur [2] ALU is one of the important components within a computer processor. It performs arithmetic functions like addition, subtraction, multiplication, division etc along with logical functions. Pipelining allows execution of multiple instructions simultaneously. Pipelined ALU gives better performance which will be evaluated in terms of number of clock cycles required in performing each arithmetic operation. Floating point representation is based on IEEE standard 754. In this paper a pipelined Floating point Arithmetic unit has been designed to perform five arithmetic operations, addition, subtraction, multiplication, division and square root, on floating point numbers. IEEE 754 standard based floating point representation has been used. The unit has been coded in VHDL. The same arithmetic operations have also been simulated in Xilinx IP Core Generator.

Remadevi R [3] Multiplying floating point numbers is a critical requirement for DSP applications involving large dynamic range. This paper presents design and simulation of a floating point multiplier that supports the IEEE 754-2008 binary interchange format, the proposed multiplier does not implement rounding and presents the significant multiplication result. It focuses only on single precision normalized binary interchange format. It handles the overflow and underflow cases. Rounding is not implemented to give more precision when using the multiplier in a Multiply and Accumulate (MAC) unit. Rakesh Babu, R. Saikiran and Sivanantham S [4] A method for fast floating point multiplication and the coding is done for 32-bit single precision floating point multiplication using Verilog and synthesized. A floating point multiplier is designed for the calculation of binary numbers represented in single precision IEEE format. In this implementation exceptions like infinity, zero, overflow are considered. In this implementation rounding methods like round to zero, round to positive infinity, round to negative

infinity, round to even are considered. To analyse the working of our designed multiplier we designed a MAC unit and is tested. These results are compared with the previous work done by various authors.

FLOATING POINT MULTIPLICATION ALGORITHM:

As stated in the introduction, normalized floating point numbers. To multiply two floating point numbers the following is done:

1. Multiplying the significand; i.e. (1.M₁*1.M₂)
2. Placing the decimal point in the result
3. Adding the exponents; i.e. (E₁+ E₂- Bias)
4. Obtaining the sign; i.e. s₁ xor s₂
5. Normalizing the result; i.e. obtaining 1 at the MSB of the results' significand
6. Rounding the result to fit in the available bits.
7. Checking for underflow/overflow occurrence

IEEE 754 Floating Point Formats:

IEEE 754 specifies four formats for representing floating-point values:

1. Single precision (32-bit)
2. Double precision (64-bit)
3. Single-extended precision (≥43-bits, not commonly used)
4. Double-extended precision (≥79-bit, usually implemented with 80 bits)

A. Single Precision floating point Numbers:

The Single-precision number is 32-bit wide. The single-precision number has three main fields that are sign, exponent, and mantissa. The 24-bit mantissa can approximately represents a 7-digit decimal number, while an 8-bit exponent to an implied base of 2 provides a scale factor with a reasonable range. Thus a total of 32-bit is needed for single-precision number representation. To achieve this, a bias equal to 2ⁿ⁻¹-1 is added to the actual exponent in order to obtain the stored exponent. This equals 127 for an eight-bit exponent of

the single127 for an eight-bit exponent of the single precision format. The addition of bias allows the use of an exponent in the range from -127 to +128, corresponding to a range of 0-255 for single precision. The single-precision format offers the range from 2⁻¹²⁷ to 2⁺¹²⁷. Which equivalent to 10⁻³⁸ to 10⁺³⁸.

Steps for conversion:

Let us represent the decimal number (-0.03125)₁₀ in IEEE floating-point format.

STEP1: Convert the number into binary form (0.03125)₁₀ = (0.00001)₂

STEP2: Convert (0.00001)₂ into floating point representation. 0.00001 × 2⁺⁰ = 0.00001

STEP3: Normalized the value 0.00001 000001 × 2⁻⁵ = 1 × 2⁻⁵

STEP4: Biased exponent = 127-5

= 122 = 1111010

1	01111010	10.....0
---	----------	----------

Fig: example of single precision

EXAMPLE:

Let A=85.125 and B=45.125

IEEE Representation of operands

A = 01000010101010100100000000000000

B = 01000010001101001000000000000000

To multiply A and B

1. Multiply significand

1.010101001000000000000000

* 1.011010010000000000000000

2. Add exponents

10000101 + 10000100 = E

REFERENCES:

- [1] IEEE754-2008, IEEE Standard for Floating-Point Arithmetic, 2008.
- [2] B. Fagin and C. Renard, "Field Programmable Gate Arrays and Floating Point Arithmetic," IEEE Transactions on VLSI, vol. 2, no. 3.
- [3] N. Shirazi, A. Walters, and P. Athanas, "Quantitative Analysis of Floating Point Arithmetic on FPGA Based Custom Computing Machines," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'95), pp. 155–162, 1995.
- [4] L. Louca, T. A. Cook, and W. H. Johnson, "Implementation of IEEE Single Precision Floating Point Addition and Multiplication on FPGAs," Proceedings of 83rd IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'96), pp. 107–116, 1996.